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CHAPTER 1
INTRODUCTION
1.1 Local Area Networks
1.1.1 Definition
A Local Area Network is a data communication system which allows a number of
independent devices to communicate with each other. A Local Area Network (LAN) is
distinguished from other types of data networks in that the communication is usually
confined to a moderate size geographic area such as a single office building, an industrial
complex or a campus. A classification based on distance may be used to describe the
notational boundaries as follows:
0-10m Computer Peripherals.
10m- 10km Local Area Networks.
10km+ Wide Area Networks.
LANs occupy the middle ground between tightly coupled components of individual
computer systems and the traditional loosely coupled communication networks already
widely in use.
LANs generally have three distinctive characteristics [4] :
A diameter of not more than a few kilometers.
A total data rate exceeding 1Mbps.2
Ownership by a single organization.
LANs have figured prominently in research and development for more than ten
years and commercial exploitation has been increasingly active. They are used to provide
relatively inexpensive communication between workstations and devices, distributed
processing, rapid access to distributed data banks and sharing of expensive devices and
resources.
1.1.2 Network Control
A node is a physical device that may be attached to a shared medium local area
network for the purpose of transmitting and receiving information on that shared
medium. The network control mechanism has the responsibility for all activities
associated with network communication. When network resources are shared by multiple
nodes there must be some method whereby a particular unit requests a resource and is
allowed an access to the resource at a given time. The control scheme for managing the
resources can be centralized or distributed.
In a centralized control system all network activities are governed by a central
controller. In this approach processing overhead at each node can be greatly reduced, but
control operations become vulnerable to central node failure.
In a distributed control system, a distributed algorithm running at each node
controls the whole network by interacting and cooperating among themselves. The
design of the distributed algorithm is relatively difficult. The distributed approach
provides a greater reliability in terms of computer failure at the expense of more
processing at each node.3
1.1.3 Message Transport Technologies
Networks may be conveniently classified by the technique employed in transporting
messages between the nodes. Let us look at each one of them.
A circuit-switched network transmits a message by setting up a dedicated path
between the source and destination. A special control message sent from the originating
node to the destination node sets up the path. The entire fixed-delay path is allocated to a
particular transmission until the path is released. No processing of messages is required
at intermediate nodes and hence there are no store-and-forward delays. Circuit-switched
networks provide a fast, efficient message transmission once the circuit has been
allocated. It is a particularly attractive mode for large-volume data transmissions.
A message-switched network involves message transmission by moving it through
various transmission links and message buffers. A message is stored and then
transmitted to the next node along the message path. The path may be fixed or determined
dynamically as the message progresses towards its destination node.
A packet-switched network differs from a message-switched network in that long
messages are first decomposed into fixed-size segments called packets. These packets
independently traverse the network until they reach the desired node, where they are
reassembled into corresponding message.
1.1.4 Network Structure and Topology
The nodes of a computer communication network can be connected in a variety of
ways. The term topology, refers to the way in which the nodes, transmission links and
user devices are organized in a communication network. The topology of the
interconnections in a network is of primary concern. The popularity and use of a
particular topology depends on many factors [1]: performance, cost, reliability,4
flexibility, modularity and reconfigurability of the network, as well as network control
strategies. Among various topologies the following have been widely used.
1.1.4.1Star Topology
A star network consists of nodes connected to a central switch via a single bi-
directional link (Figure 1.1). The messages between any two nodes has to pass through
the central switch. A star network has the following characteristics :
Network operation is highly dependent upon the correct operation of the central
node. Central node failure results in failure of the entire network.
A dedicated path is established between the source and destination.
A single node failure doesn't affect the network performance or operation.
It is easy to add extra nodes. The capacity of the central switch is the only limiting
factor.
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1.1.4.2 Bus Topology
A bus network consists of a single transmission path for communication among the
nodes (Figure 1.2). Some method must be provided to control the access of the media
by the nodes. The most common techniques for this topology are Carrier Sense Multiple
Access (CSMA) and token bus. A bus topology network has the following
characteristics:
A single transmission medium and inherent broadcast transmission capability.
Requirement of arbitration to access the medium. The arbitration scheme may be
complex.
Node failure does not affect the network. However single faulty node can reduce
the network performance drastically.
Suitability for high-speed burst traffic.
1.1.4.3 Ring Topology
The basic organization of a ring is simple. Several nodes are linked together to form
the equivalent of a ring (Figure 1.3). It provides for high channel utilization and reduces
the burden of routing or arbitration. Token ring is a typical example of systems which
utilize ring topology. A ring topology usually has the following characteristics :
Distributed network control.
The message is circulated through all nodes.
Inherent broadcast transmission capability.
Provides simple access control for usage of transmission link.
The network is susceptible to a single link/node failure and a lost token.
Requires to bring down the network for addition of new nodes.6
Figure 1.3 Ring Topology
1.2 Hybrid Meshnet: A Local Area Network with Distributed Control.
The above presented topologies have many advantages :
Relatively simple network control.
No formal routing mechanism required.
Single transmission medium.
Structured topology.
Both bus and ring implementations suffer from some serious disadvantages :
Limitations on performance characteristics due to a lack of concurrent
communications.
Lack of guaranteed private and secure communications.
Performance degradation under increased network traffic.
Limitation on message/packet length.
Recently C.S. Kang and James H.Herzog [2] suggested a new distributed control
hybrid architecture local area network, Hybrid Meshnet, which is good for effective load
sharing under various LAN application environments (Figure 1.4). Hybrid Meshnet has
a dual channel structure, a token ring and a collection of full-duplex data links.Token
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Figure 1.4 A Possible Network Configuration of Hybrid Meshnet.
Many applications require prompt, robust and flexible services and their
environments are subject to constant change and expansion. For instance the number of
nodes may be increased but the response time must remain at an acceptable level.
Moreover certain environments may also be changed through breakdown, repair, or user
reconfiguration. Hybrid Meshnet is designed to match these requirements [1].
Hybrid Meshnet iswellsuitedfor smallto moderate sized shared
resource/distribution processing and control systems put together within a single building
or complex of buildings for the purpose of data processing, office automation, factory
automation and various kinds of process controls. These systems may be characterized
by brief messages, such as control signals, process control commands, or alarms, and
large volumes, such as exist in file transfer systems [1].
1.3 Scope of the Study
Physically, a network consists of a communication channel to which a number of
intelligent nodes are coupled. The intelligent nodes have several functions; they must
transmit and receive on the channels; they must control access to the channels; and they8
must interface the devices coupled to the network at the node [10] . Three types of design
problems arise :
1.Design of network architecture and protocols.
2.Design of the nodal hardware; and
3.Design of the nodal software.
The first of the problems has been addressed and well handled in [1] for Hybrid
Meshnet. The architecture and protocols proposed are taken as the basis for this study.
However, some liberty has been taken to modify the protocols where situation
warranted. The main thrust of this study is to approach the other two problems.
Hybrid Meshnet is only one of the various hybrid architectures possible. The
problems are tackled in a manner that the study carried out for Hybrid Meshnet is
applicable to other hybrid architectures.
Simulation results done in [1] indicate that the Hybrid Meshnet can be an effective
LAN architecture. Purpose of this study is to move one step forward. An effort will be
made to give the architectural specifications for the network interface unit (NIU).
Various design issues for the NIU will be considered. Suggestions regarding the overall
configuration of the NIU, the processor architecture, their instruction sets and the
working will be made. The study was carried out with following in mind.
Programmability : Making the unit programmable will provide flexibility in
changing or adding new functionalities to the present system. This will also result
in simpler control units.
Modularity and Expandability : The interface unit is designed to allow compatibility
with most of the existing computer systems with the host computer having no
knowledge of the underlying network. The unit should be designed such that it is
not a limiting factor in performance.9
In this work, a network interface unit will be designed to perform processing
actions associated with the hybrid meshnet. Optimization of the design will be
reserved for future work. The NIU will form the media access control (MAC) and
logical link control layers (LLC) of the LAN model. This layers will be explained
in Chapter II.
Approximate performance measurements will be performed based on instruction
timings and hardware delays. From this the speed of operation will be determined.
There are various modes of routing in hybrid meshnet (refer to Chapter 2). The
performance and timing requirements ( setup time, propagation delay and transmission
time) for each of the routing mechanism will be estimated. The exercise will also enable
us to suggest optimum values for various programmable registers. Analysis of sample
routines written for the interfaces of the NIU will help us to achieve these objectives.
The organization of the NIU, the processor architectures, the timing and
performance measurements carried out as a part of the study will bring us one step closer
to the actual implementation. Along with [1], this will form the basis for further study.
Overall, the process will also allow us to determine the feasibility, complexity and cost
involved in implementing hybrid architectures, specially Hybrid Meshnet, for LANs.
1.4 Organization
The first chapter has served to present the basic concepts of local area networks.
Hybrid Meshnet has been introduced and scope of the study defined. The following
chapter will discuss the communication protocols and layering scheme. Hybrid Meshnet
will be discussed in detail. Chapter 3 will provide the insight into the various design
issues involved. Chapter 4 discusses the implementation of the Network Interface Unit
(NIU) for Hybrid Meshnet. Chapter 5 evaluates the design and steps taken in the study.10
The final chapter presents the conclusions and identifies various possibilities open to
further the research.11
CHAPTER 2
LITERATURE SURVEY
2.1 Communication Protocols
A network consists of a collection of interconnected nodes that permit the exchange
of units of information or data, among each other. An orderly exchange of data requires
that each node conform to some pre-established agreements or rules. These rules specify
the formats and relative timings of messages to be exchanged among the nodes. A
network protocol establishes these rules, standards, or conventions. It essentially consist
of three elements :(1) syntax, or the structure of data and control messages; (2)
semantics, or the set of control messages to be issued, actions to be performed, and
responses to be returned; and (3) timing, or specification of the order of event executions
[12].
Handling communication between various applications running on different
computers in an heterogeneous environment is a complex task. The problem is required
to be broken into manageable parts instead of being handled as a single unit. The concept
of layers accommodates this idea. The underlying principle is that a given layer in a node
logically exchanges messages with its corresponding layer in another node, and that
processing at the other layer is transparent to it. There are peer-to-peer protocols for
communication between the corresponding layers in different nodes. Also, each layer
relies on the next lower layer to perform more primitive functions and provide services to
the next layer. This concept of layering yields various advantages [12] :
1.It allows interaction between functionally paired layers in different nodes.
2.It leads the protocol software to simpler descriptive, development and testing
processes.12
3.It permits changes or modifications to a given layer without affecting other layers.
4.It provides simpler management of, and smoother enhancements to, the protocols.
The most accepted layering scheme is the Open Systems Interconnection (OSI)
reference model architecture shown in Figure 2.1.
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Figure 2.1 Open Systems Interconnection (OSI) Reference Architecture [13].
Figure 2.1 shows a classical representation of the communication between two
systems at A and B connected by a relay. Each end system is defined by seven layers as
shown, with well defined interfaces between the layers. The seven layers can be
summarized as follows: [15]13
1.Physical Layer : This layer is concerned with the electrical and mechanical means of
transmitting and receiving information using a particular communication medium.
2Data Link Layer: This layer is responsible for maintaining the integrity of
information sent between two points. It provides for an error detection and
correction scheme.
3.Network Layer : This layer has the responsibility of ensuring that information is
transferred correctly over the network. It involves setting up and maintaining the
necessary links. It provides routing functions for transfer of information from a
source to one or more destinations.
4.Transport Layer : This layer provides the reliable, transparent transfer of data
between end points.
5.Session Layer : This layer is responsible for establishing, managing and
terminating a connection (session) between two processes.
6.Presentation Layer : This layer performs generally useful transformations on data to
provide a standardized application interface and to provide common communication
services.
7.Application Layer : This layer provides services to the user of the OS1 environment.
Corresponding to the OSI reference model (OSI/RM) is the local area network
reference model (LAN/RM).
Figure 2.2 shows the relationship between the two reference models. Basically the
LAN/RM has only three layers: these correspond to the lowermost two layers of the
OSI/RM [4] [11] :
1.Physical Layer : This is similar to the physical layer in OSI/RM.
2.Media Access Layer (MAC) : This layer provides a means of sharing a common
medium among a number of different devices. Such control is necessary to allowOSI/RM
Application
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Data Link
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LAN/RM
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LLC
MAC
Physical
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Figure 2.2 Relationship between OSI/RM and LAN/RM [4].
for the efficient utilization of available bandwidth and to avoid deadlock when
competing for a single bandwidth.
3.Logical Link Control Layer (LLC) : This layer is concerned with establishing,
maintaining and terminating a logical link between devices. It provides services for
both connection oriented and datagram type of communications. The datagram type
involves messages being sent on a best effort basis without any acknowledgement.
2.2 Background
2.2.1 Token Ring
Token ring is the medium access control protocol standard ( IEEE 802.5) for ring
topology as specified by the IEEE 802 standard committee. In token ring, a single token
frame (consisting of unique control bits) circulates around the ring in the absence of any
message. A node wishing to transmit must wait until it detects a token passing by. It then
changes the token from "free token" to "busy token" and appends the message. This is
the token hold state.15
During the token hold state, no free token frame is circulating on the ring. A station
wising to transmit must wait. The message passes from node to node. At the destination
the message is copied for local use and also forwarded. The message loops back to the
source and is removed from the ring at this point. The source node will then insert a new
free token frame on the ring.
The use of a token guarantees that only one node can transmit at a time. When a
transmitting node releases the token, the next node downstream with data to send will be
able to grab the token and transmit.
2.2.2 Mesh Network
A mesh network is shown in Figure 2.3. A Mesh topology provides capabilities to
handle exceptional communication loads and a high degree of fault tolerance by providing
alternate paths between the nodes. Mesh topology networks may result in better
performance for specific applications than do networks based on simple bus or ring
topology.
Figure 2.3 Mesh Topology
2.2.3 Flood Routing
Routing defines the mode of passing data from one node to the other in order that
the packet transmitted from the source reaches the destination. Flood routing is the16
routing method in which the packets are flooded over the network [18]. At each node, the
received packet is checked for duplication. If the packet was already received, it is
discarded; else it is forwarded to all its neighbors except the one from which it was
received. This is repeated at each node until it reaches the destination node. This leads to
a packet arriving at the destination via the shortest available route. The removal of
duplicate packets ensures that they remain on the network only for a finite time. This
scheme is capable of finding alternate routes in event of a node/link failure along the
shortest route and thus lending itself to fault tolerance. Some of the overheads involved
are due to the checking and duplication of packets.
2.3 Hybrid Meshnet
2.3.1Network Connection
Each node of Hybrid Meshnet is connected to two communication channels: a token
ring and data channel (data links ). The primary purpose of the token ring is to exchange
control messages and short data messages among the network nodes. Most of the
network control activities are handled by exchanging proper sequences of control
messages through the token ring. The data channel is a collection of point-to-point data
links interconnecting pairs of nodes, the primary use of which is to exchange long data
messages between network nodes [1].
The token ring, is a modification of IEEE LAN 802.5 standard [3]. For broadcast-
type data transmission, it implements a standard token-ring protocol. Transmission of
messages over the data links require some changes in the protocol. In this case, the token
ring serves to pass a series of control messages to the nodes in the network. The
modified protocol allows the destination to send a control message over the ring without
grabbing a free token.17
The data channel is a point-to-point bi-directional link connecting a pair of nodes in
the network. The organization of the data channels depends on the data communication
requirement. As per the needs, links can be added or removed. Any input link can be
dynamically linked to one or more output links through a switching device in the node.
At any given time, there can be more than one path between any two nodes. The routing
mechanism (flood routing) for the data links has the ability to dynamically establish the
shortest path among the available paths between source and destination.
2.3.2 Network Control and Routing Mechanisms
Hybrid meshnet employs a distributed control mechanism. This means that any
node on the network can assume control of the network. This is done by grabbing the
control token circulating on the token ring which will allow the node to initiate a
transmission. The message can be transmitted on either the ring or through the data
channels. As in token ring, only one node can initiate a transmission at any given time.
However, unlike token ring, multiple transmissions are possible. Suppose node 3
requires to transmit message to node 6 (refer to Figure 1.4). A data link path between the
source and destination is established by the exchange of control messages over the ring.
Once the path is setup, the data message transmission occurs on the data link. Token ring
is now free. If node 1 desires to transfer a message to node 4, it can follow the same
procedure. Multiple data message transmissions are now active on the network (Figure
2.4). The upper limit on the number of possible concurrent transmissions is set by the
number of data links, the number of nodes and the message lengths.
There are three communication methods used in the hybrid meshnet routing
mechanism : broadcast data transmission, a flood routing and a fault routing using a
routing table. The decision on the type of routing selected for a given message is dynamicFrom 3 to 6 Data Transmission
From 1 to 4
From 2 to 5
Path request + Token Holding Time
Figure 2.4 Concurrent Communication in Hybrid Meshnet.
and depends on the length, priority and address of the destination node among various
other factors. This will be explained in detail while considering the design issues in later
chapters. Let us consider each one of the routing mechanism in detail.
18
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2.3.2.1 Broadcast Type Data Transmission
Broadcast data transmission is used to directly transmit data messages via the token
ring. No routing is necessary and this method does not involve any switching or path
setup times. In hybrid meshnet, broadcast transmission serves to send control messages
over the ring. Short data messages can also be transmitted using this method. However,
long message transmissions on the token ring reduces the efficient channel allocation
among the nodes. The upper limit on the message length is also set by an
implementation. Broadcast transmission is the only choice when no data link path exists
between the source and destination.
2.3.2.2 Shortest Path Flood Routing
Shortest path flood routing is the principal data transmission method for long data
messages. The essential features of this control strategy include the following operation19
steps.
(1)Path Request : A node, ready to transmit, grabs the token and sends a path control
message over the ring. It indicates that the source is ready to transmit data messages
over the data links. The control message also contains a frame indicating the
destination.
(2)Path Search and Data Message Transmission : When the source receives the control
message back after traversing the ring, it floods a short data message over all of
its available free outgoing links. The flooding is continued at each node. There is
no need for destination address comparison time, since the source and destination
have already been announced to all nodes by the path request. If a route exists, the
message will reach the destination via the shortest available path. A time out occurs
if the message doesn't reach the destination within a prespecified time limit. This
may be due to an absence of a path from source to destination or as a result of a
busy path.
(3)Path Set-up and Freeing Tentatively Reserved Components : When the message is
received by the destination node, the destination node sends a Connection
Acknowledgement (CACK) to the outgoing link from which it received the
message. This is then repeated at each node present in the shortest path found by
the flooding technique. Each node receiving the CACK frees up all the reserved
links except for the one which is acknowledged.
The destination node also broadcasts a Path Grant control message on the token
ring. It allows all the nodes, not in the shortest path, to release the links reserved
during the initiation of routing. It also indicates that the data path has been
established. Each node updates its tables to indicate the busy source and
destination.20
(4)Token Passing : On reception of the CACK and Path Grant control message the
source node releases the token and continues to transmit data over the data link. In
absence of either path grant or CACK within the time out period. the source node
stops transmitting and passes the token to the next node.
(5)Data Message Acknowledgement and Path Release : The destination node sends a
Data Message Acknowledgement (DACK) backwards on a data link path on
reception of the complete data message. This allows all the nodes in the path to
release the links. The destination node also broadcasts an acknowledgement control
message over the ring. on reception of a token.
2.3.2.3 Learning Mode Flood Routing Technique
The learning mode routing technique allows a node to learn more about the network
in relation to itself. The basic steps for the routing are similar to flood routing. However
as the path set-up message is passed from node to node, each node attaches its address to
the frame. When the message reaches the destination, it will have the information about
the shortest path to the source. The destination node sends a CACK on the setup link
while simultaneously broadcasting a path grant control message over the token ring. The
path grant control message provides the information learned during the setup to all the
nodes. Because of extra overhead. this mode of routing is used only when there is no
network load. The information learned is kept in the routing table at each node in the
network.
2.3.2.4 Fault Routing Using the Routing Table
The Fault routing method for fault diagnosis uses a routing table. The routing table
has the information gathered during a learning mode routing about a path from a source21
to a destination. Based on the information, it provides the address of the nodes forming
the path between the source and destination in the path request control message.
Consequently only the involved nodes are switched to receive the message. If a node in
the path is faulty, the message will not reach the destination. If there is no CACK within
a length of time equivalent to a time-out period, a faulty unit within the data path is
indicated. Using sophisticated algorithms, it is possible to determine this faulty unit. The
fault routing does not involve transmission of any data messages and is used under the
condition of no traffic over the network.CHAPTER 3
DESIGN ISSUES
3.1 Architectural View
22
There are two important ways to view local area network design : architectural,
which emphasizes the logical divisions of the system and how they fit together, and
implementational, which emphasizes the actual components, and their interconnection
[9].Section 2.1 presents the LAN/RM model and describes the functions of each layer.
The conventional local area network topologies like token ring and ethernet have
characteristics which conforms to this model:
1.All the nodes in the network share a single physical medium or channel.
2.No routing or switching functions are necessary for information transfer from one
node to the other.
It can be seen that a layer corresponding to the network layer ( for routing and
switching functions) of ISO/RM model is not required for these topologies. However in
case of Hybrid Meshnet LAN :
1.Nodes may be connected to more than one physical media. Each node is a part of
the token ring but can also be connected to other nodes through data links.
2.Nodes are required to make the decision on using the more suitable medium for the
given message. In case of data links, the packets need to be routed while being
transmitted from the source to the destination node.
The hybrid meshnet LAN requires more functionalities from the layersof
LAN/RM model than the existing LANs. It is required to accommodate the routing and
switching functions into the existing layering scheme. One of two approaches is
possible.23
It can be assumed that there exists a layer above the LLC layer which will perform
the necessary routing and decisions for the node. Since these functions are similar
to that performed by the network layer of OSI/RM model, we can call this layer a
network layer.
The network routing and decision functions can be considered as extensions to the
function set defined for the LLC layer in the LAN/RM model.
The second approach leads to a more uniform mapping to the proposed Network
Interface Unit. The LLC layer will also provide functions for fault diagnosis. The
network interface unit to be designed will implement the LLC and MAC layers. Some of
the LLC functions are assumed to be carried out in software by the host. The mapping of
the layers vis a vis the network interface unit will be presented in the next chapter.
3.2 Design of a Network Interface Unit
There are three parts to communication systems. The first incorporates the actual
systems that communicate with each other and the second is the physical means to
connect themsuch as cables, microwave technology or fiber optics. The third area
forms the interface between the systems and physical links. It is called the Network
Interface Unit (NIU). The NIU of Hybrid Meshnet consists of three functional parts [1]:
1.A data link interface : This consists of a switching device, a data link interface
transmitter, a data link interface receiver and a data link interface control.
2.A token ring interface : This is composed of a token ring interface transmitter, a
token ring interface receiver and a token ring control.
3.An attached component interface.
These functional parts are shown in Figure 3.1 and their relationship with the entire
network system is shown in Figure 3.2.Ring Output
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In the data link interface, the switching device is involved in connecting the
incoming links to the outgoing links at an intermediate node. It allows the transmission or
reception of a message over all available links at the source or destination. A message
meant for a node is passed on to the data link interface receiver and stored in the receive
buffer. The data link interface transceiver allows the transfer of a message from the
transmit buffer to the data links via the switching device. The data link interface controller
supervises/manages the activities of the data links and switching device, updating tables
and maintain interface with the attached component and token ring interface.
Within the token ring interface, the receiver checks for a free token frame or the
message frame addressed to it. If the message is addressed to the node, it copies and
forwards the message; else it simply forwards the message. The token ring interface
transmitter on reception of free token, sends a data or control message over the ring. The
token ring interface controller supervises/manages activities associated with token ring
protocol, allows the updating of tables and maintain interface with the attached
component and data link interface.
The attached component interface controls the exchange of data between the host
computer and the NIU. It is involved in routing decisions based on length, priority and
destination information. It also makes decisions on learning mode and fault tolerance
routing. It acts like a manager. After getting the requirements and analyzing the
conditions it delegates the responsibility for transmission to either the data link interface
or the token ring interface.
3.3 Organization of the Network Interface Unit
The NIU is to be designed such that it can work independently of the host
processor. The maximization of performance and network efficiency can be thus26
achieved. Since hybrid meshnet is still in the development stage, providing the unit as a
programmable structure will allow flexibility in changing its protocols and associated
functions. More complicated fault diagnosis and error correcting algorithms can be
implemented, if desired. It will allow the 'user' to have control of some of the important
parameters. Making the unit programmable will also make the design of control units
simpler and less expensive. We want the NIU portable over a wide range of platforms. It
is desirable to ease the task of redesigning the interface for different computers. The
redesign work will be minimized if the bus dependent parts are separated from the rest of
the system.
Design of the network interface unit is complicated by the fact that the
communication is asynchronous and control is distributed. There can be multiple
transmissions taking place at the same time on the network. Each node can either be a
source or a destination and/or an intermediate node for one or more of these
simultaneous transmissions.
Figure 3.3a shows the shared bus configuration in which all the activities of the
network interface unit will be performed by a single processor. Communication with the
host processor is via the shared memory. The communication will involve the transfer of
commands and data between the two processors. As explained earlier, the NIU will have
to perform many asynchronous activities and the single processor will not be able to
handle them, especially when our objective is to design a high performance
programmable unit. Also handling of each interface ( token ring and data link ) is rather
work intensive and a well specified task, which makes each unit a natural candidate for
an individual module.
Figure 3.3b shows the configuration with multiple processors forming the network
interface unit. Communication with the host processor is still via the shared memory.27
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Note here that all processors share the same bus and memory. This organization does not
quite allow us to achieve our objective of modularity. The design of the NIU will be host
specific in this case, as each of the processors will be governed by the timing and control
requirements of the host processor. Same units can not be ported to a different platform
without modifications in the design of each processor.
Figure 3.3c shows an alternative configuration in which the NIU is separated from
the host system via the Host System Interface. The NIU consists of three processors
representing the functional units described in section 3.2. The processors share the same
bus and communicate via the shared memory. However, communication to the host
processor is via the Host System Interface using control signals. The Host System
Interface manages the timing and control signal conversions between the two systems.
The NIU can be considered as a sub-system. Dependency on the host is now reduced to
the Host System Interface and can be simple. This will allow multiple platforms to be
supported with minimum modifications. Using multiprocessors should prevent any
performance bottleneck. The unit will allow most of the functionalities and parameters to
be programmable with the expansion capabilities.
3.4 Modifications
Protocols and working of the Hybrid Meshnet is dealt with in [1]. However while
attempting to give the architectural specification for the NIU, it was found that some
modifications in the proposed protocols are required for the proper functioning of the
network. Some of the changes are to maintain compatibility with the existing IEEE 802.5
standard for token ring. Some of the current conditions [1] and proposed modifications
are:29
1.In the case of flood routing the message is passed from one node to the other over
all available links without checking the destination address. This is done until the
message reaches the destination.
This can result in a congestion problem. The messages may not find a path to the
destination and may move from one node to another before being removed. In order to
avoid this, the control field in the data link frame is provided with a hop count. At each
node the hop count is incremented and checked. If the hop count is less than the set limit,
the message is forwarded over the links; if it is greater it is removed. The extra delay is
introduced due to the requirement of checking the hop count but avoids messages
unnecessarily loading the network.
2.The path request control message assumes that the destination is always free to
accept messages.
In the case of multiple transmissions over the network, it may happen that the
destination is busy as a source or a destination to another node. It may not then be ready
to accept the data messages from the given node. The message transmitted thus will not
be accepted at the destination. In order to avoid this, a busy bit is added in the control
field of the frame. If the destination is not ready to accept messages its token ring
interface will append the busy bit. Transmission will be then kept pending until the
destination is free. The free status of the destination can be determined by monitoring the
control messages. The source unit stores the busy destination and checks a control
message every time it is received. If either the source or destination field matches the
busy destination address it assumes that destination is free and attempts to transmit
again.
3.There are some minor changes proposed to the token ring protocols suggested for
hybrid meshnet in [1]. These are based on IEEE 802.5 standard [3]:
(1)The Frame check sequence (FCS) should be 4 octets instead of 2 octets.30
(2)The control field will have Access Control (AC) and Frame Control (FC) fields.
The token bit and other control bits' positions are modified to conform to the
standard.
(3)Addition of Frame Status (FS) field. This will allow an acknowledgement of the
message being recognized and copied by the destination to the originating node.
The token ring data/control frame is as shown.
1 1 1 2 2 >= 0 4 1
SD I AC I FC I DA ISA Data/Info IFCSI ED
1(bytes)
FS
SD Starting Delimiter ED Ending Delimiter.
SA - Source AddressDA Destination Address.
Figure 3.4 Token Ring Data/Control Frame.
4.The connection acknowledgement (CACK) frame for the data link interface is
modified to include the starting flag (SFLAG), ending flag (EFLAG), control frame,
destination address (DA), sourceaddress (SA) and cyclic redundancy check (CRC).
This results in a uniform protocol as all the messages have the similar format. The
decoding unit at each link is thus simplified.
J = non-data-JK = non-data-K
(violations to Manchester encoding)
1
JIK101111101J1K
1
CACK frame
SFLAG I CONTROL' DA
2 2 1 (bytes)
SA ICRC IEFLAG
Proposed CACK frame
Figure 3.5 CACK Frames.
While proposing the design features for the Hybrid Meshnet, some assumptions
are made:31
1.A node can not be a source or a destination to more than one transmission at the
same time. However it can be an intermediate node for many transmissions,
constrained only by the number of links available as per the implementation.
2.Each node maintains routing information related only to itself.
3.The higher layers have the knowledge of addresses of other nodes on the
network. At the time of initialization, this information is passed to the LLC layer.32
CHAPTER 4
DESIGN FEATURES OF THE NIU
In this chapter, we will take a detailed look at the design features of the Network
Interface Unit for Hybrid Meshnet. The organization of the NIU is similar to the one
suggested in Figure 3.3c.
The network interface unit performs all time critical functions independently of the
host processor, and maximizes performance and network efficiency. Various MAC and
LLC layer functions including routing, framing, preamble generation. destination
address checking, CRC generation and checking are carried out by the NIU.
4.1 Organization of the Network Interface Unit
In this section, we will look at how the different blocks of the NIU interface with
each other as well as with the host processor. As shown in Figure 4.1, the Host System
Interface, the Data Processor, the Token Ring Interface and the Data Link Interface
together form an integrated Hybrid Meshnet node.
The data processor, token ring interface and data link interface, each include a local
CPU with separate instruction and data space. The subsystem imitates a Multiple
Instruction Multiple Data (MIMD) computer with each processor executing its own
instructions from its own memory. Communication between the processors is througha
set of interrupts and shared memory via the 16-bit shared address and data bus.
The host system interface provides the interface between the host system and the
NIU. It will allow for timing and control signal conversions between the two systems.
The data and control messages from the host memory are transferred to the local memory
via DMA. The direct memory access in this case differs from conventional DMA in that
the data transfers occur from memory of one bus to memory of the second bus. This isHost Processor
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in direct contrast to the conventional DMA controllers which use sharedmemory on
single bus. The two buses are independent of each other in all respects, including timing,
leading to the asynchronous transfer of data. The host system interface provides for the
receive and transmit channels with the registers for host memory address, localmemory
address and length as shown in Figure 4.2.
HOLD HLDA MTCR
Transmit Channel
Host Address
Local Address
Length.
Receive Channel
Host Address
Local Address
Length
Command register
DACKO DREQ0 DACK1 DREQ1
HOLD Hold request to the host processor.
HLDA Hold Acknowledgement from the host.
MTCT Message transfer complete for transmission.
MTCR Message transfer complete for reception.
DREQO, DREQ1 DMA request by an interface
for transfer of data from/to host respectively.
DACKO, DACK I - Acknowledgement to an interface
for transfer of data from/to host respectively.
TC Transfer complete.
Figure 4.2 Host System Interface for DMA.
The data processor (DP) obtains the control information for themessage to be
transmitted from the host memory and makes routing decisions accordingly. Each
decision is also based on the previous history of routing to a node, the currentstate of
the node and the current state of the network. Based on the decision,one of the many
possible algorithms is followed, resulting in a successful connection and transfer of the
message to the destination node. The data processor maintains routing and decision
tables, and provides a snap shot of the activities on the network relativeto itself. Details
of the data processor will be explained later in Section 4.3.
The token ring interface (TRI) performs all activities required for communication
over the ring. It accepts commands from the data processor through the shared memory
and implements the modified token ring protocol. The LLC framesare received from the35
host memory via the host system interface using DMA. Details of the token ring interface
will be explained later in Section 4.4.
The data link interface (DLI) based on the control information from the token ring
interface and data processor, performs the necessary functions to carry out the
transmission of the message over the link(s). Details of the data link interface will be
explained later in Section 4.5.
All the communication between the three processors of the subsystem takes place via
shared memory. The shared memory stores control messages from the host to DP,
control and data messages for the modules and routing tables required for fault routing.
Under the current implementation, a 8-16 Kbyte memory should be more than sufficient.
The memory is partitioned as shown in Figure 4.3, with each part acting as a mailbox for
a particular control or data information.
From the Host to DP, DL and TR
(Control Information)
Status Information to the Host from DP.
Status and control information from
DP to TR
Status and Control Information from
TR to DL.
Status and Control Information from
DL to TR
Update and Error information to DP from TR
and DL
ROUTING TABLE
Updated By TR and DP
Figure 4.3 Shared Memory Organization36
It is necessary to avoid the problem of bus contention in the shared bus
configuration. An arbiter controls the access of the shared bus. When the use of the bus
is required, the requesting units will send BREQ signals to the arbiter. If the BUSY
signals are negated (indicating a free bus), the arbiter resolves the requests based on
priority and sends a BGR signal to the appropriate unit, which can then use the bus
exclusively. The unit asserts the BUSY signal, indicating that the bus is not free for use
by other units. Generally, a rotating or a fixed priority scheme can be used to resolve
simultaneous requests for the bus by more than one interface. In hybrid meshnet, each of
the interfaces is driven by the interrupts from the other two interfaces, resulting in a kind
of a master-slave relationship. This results in little simultaneous need for the bus and
hence such a priority scheme may not be required.
The network interface unit provides the functions required to implement a Hybrid
Meshnet station. It features the use of user configurable parameters. Configurable
hardware parameters enable the user to tailor and thus optimize the communication
system operation for different network configurations and applications. These
parameters are passed to the processors under the supervision of the host processor
using PG1-PG3 interrupts (refer to Figure 4.1) at the time of initialization.
A communication network is operated, controlled and managed through control
programs. These programs are concurrently executed in the three units. Except for the
time critical and non-varying functions, all the functionalities of the NIU are
programmable. This will provide for tremendous flexibility in the design, validation and
standardization of Hybrid Meshnet. A general purpose interrupt (INT) from the DP to
the host will serve to provide additional services to the higher layers. Its functionality,
however, is not defined at present.
There are two independent media over which the data transmission can take place :
token ring and data links. In order to provide functionalities to both of these media in the37
MAC layer, the layer is partitioned. Token ring interface and data link interface map to
these two parts. Besides the MAC functions these two interfaces also implement some
LLC functions like establishing connections to other nodes in the network. Other LLC
functions like routing takes place in the data processor while still other functions like
forming LLC: Protocol Data Units (LPDU) are carried out in software by the host
system. The mapping of the MAC and LLC layers to the NIU is as shown in Figure 4.4.
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Figure 4.4 Relationship between LAN/RM Model and the NIU.
General flow of control and data messages is as shown in Figure 4.5. All three
interfaces work asynchronously with each other. The communication between them is
via shared memory and interrupts. The host processor is relieved of any processing
relating to the communication over the hybrid meshnet.Source
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Figure 4.5 General Flow of Controland Data in NIU for Broadcast Transmission and FloodRouting.39
4.2Design Strategies for the Processors
The network interface unit presented in the earlier section will be a multiprocessor
system. In following sections we will look into the requirements and design of each of
the sub-units.
The purpose of this section is to present the processor architecture which forms
the basis for all the three units. Having a common architecture will simplify and reduce
the design effort. The details specific to each unit will be discussed in later sections.
The requirements for the processors forming the network interface unit are high
performance and simplicity. A high performance network interface unit ensures that the
unit will work efficiently and that any performance bottleneck in the system is not the
result of unit itself. Simplicity of the design is associated with simple instruction sets,
few addressing modes and uniform opcode formats, resulting in simpler control units.
Early analysis of the requirements indicated that processing involved at each
processor is not very complex. Simple instructions can provide most of the
functionalities. Additional hardware and instructions will be required to carry out
specific functions. Looking at the requirements, the RISC architecture seemed to be a
natural choice. The basic block diagram for the architecture is shown in Figure 4.6. The
detailed architecture (excluding the control unit) is as shown in Figure 4.7. It adheres to
the requirements of RISC : small set of instructions, few addressing modes, fixed
instruction format, instruction executed in one cycle, only load/store for memory access
and pipelined structure. The architecture has a few ideas borrowed from 'Computer
Architecture- a quantitative approach' by John Hennessy and David Patterson.
The processor has a separate instruction and data space with the instruction being
32-bits long. The proposed RISC architecture is a 3-stage pipeline structure with a 4-
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Refer to Figure 4.6. The first stage (IF) involves the fetching of an instruction
from the memory. The instruction memory address register (IMAR) places the address
of the next instruction on the bus. By the end of the first stage, the instruction is
available on the data bus and is latched into the instruction register (IR).
In the second stage (ID/EXE), the instruction is decoded and appropriate control
signals are generated by the control unit. The arithmetic logic unit (ALU) carries out the
required function on the input data. For the load/store instructions, the ALU output is a
memory address. The data memory address register (DMAR) holds this output for the
next stage.
The result is written back to the specified register in the register array during the
final stage (ME/WB). In case of load instructions, the data from the address specified in
DMAR is loaded into the load memory data register (LMDR). For the store
instructions, the data from the store memory data register (SMDR) is placed on the data
bus.
Events on each stage of the pipeline due to different instruction types is shown in
Figure 4.8. Note that this indicates only the general flow and does not show all the
operations.
The timings for each of the operations is shown in Figure 4.7. The key to the
timings is also shown. Different clock cycles in the diagram are in reference to a single
instruction. The three clock cycles represent the three stages in an instruction execution.
Every pipe stage is active on every clock cycle. This means that all the operations
in a stage must complete on every clock cycle. It is necessary to ensure that no two
stages require access to the same resource at any given time. The resource table of
Figure 4.9 indicates that there are no resource contentions in our processor architecture.
The resource table is derived on the basis of timing information as in Figure 4.7 and
resource usage by each type of instruction as shown in Figure 4.8.43
Stage ALU Instruction Load/Store Instruction Branch Instruction
IF IR <- Mem[IMAR];
PC<- PC +4;
IR <- Mem[IMAR];
PC<- PC +4;
IR <- Mem[IMAR];
PC<- PC +4;
ID/EX latch A<-bus A
latch B<-bus B
IR1<-IR
ALUoutput<-A op B
BUF<-ALUoutput
latch A<-bus A
latch B<-bus B
IR1<-IR
SMDR< -latch B
ALUoutput<- A op B
DMAR<-ALUoutput
BUF<-ALUoutput
ADDR-immediate
field of IR.
cond<-A op 0 or
cond<-A shift #
ME/WBDest. Reg.<-BUF Mem[DMAR]< -SMDR or
LMDR<-Mem[DMAR]
Dest. Reg.<-LMDR
if (cond) PC<-ADDO
Figure 4.8 Events on Every Stage of the Pipeline.
In RISC architecture, there are situations called hazards that prevent the next
instruction in the instruction stream from being executed during the designated clock
cycle. They may be due to resource conflicts, dependence of instruction on the results
of previous instructions or pipelining of branch instructions. These are termed as
structural, data and control hazards respectively. They degrade the performance and
must be avoided.
Structural hazards are prevented by designing a proper pipeline structure. As
shown earlier, there are no resource conflicts in the proposed architecture. Data hazards
are overcome by including architectural modifications. A single buffer at the output of
ALU is provided. The buffer stores the result of previous instruction execution and, if
required, feeds back the data to the ALU at the next cycle under the action of control
unit. The number of buffers depend on the number of stages in the pipeline. With little
additional complexity for the control unit, data hazards are avoided. Control hazards
can be overcome by the concept ofa branch-delay slot. The scheme employsStage
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rescheduling of instructions so that the instructions which are independent of the
decision are executed in cycles immediately following the branch instructions. If
implemented in software, the compiler or the assembly programmers should take care
to avoid such hazards.
Instruction execution is initiated through a set of interrupt calls. The interrupts can
be external ( from an other interface) or internal. When an interrupt occurs, the return
addresses are pushed on the stack and the service routine is executed. It is necessary to
save and restore more than one program counter (PC) value to ensure that the processor
has been brought back to the state it was before the interrupt occured. To understand
this requirement, let us take a look at the following steps in execution. Assume that
only the last program counter value is pushed onto the stack.
BEQZ r5,immediate/* Branch to immediate address if r5 =0 */
ADD r3,r4,r2 /* r5 := r2 + r4 */
SBB rl,r2,r3 /* rl := r2r3 */
After three clock cycles, the instructions are in the following stages.
SBB rl,r2,r3 -- IF stage.
ADD r3,r4,r2 -- ID/EX stage.
BEQZ r5,immediate ME/WB stage.
Note that the execution of ADD and SBB instructions have been rescheduled to
avoid the control hazards. These instructions are executed irrsepective of the result of
the branch instruction. Suppose the result of a branch instruction is true. The program
counter at this stage will have the address of the branch as it is required to fetch the next
instruction from the branch address. If an interrupt occurs at this point, the SBB and
ADD instructions will not be completed. These instructions should be fetched again
from the memory once the interrupt routine is serviced. However, the return address in
the program counter corresponds to the branch address. The program execution will46
continue from the branch address resulting in ADD and SBB instructions not being
executed at all.
By storing the last three program counter values, it is possible to bring the
processor back to the original state. For the above example, it will allow us to fetch the
ADD and SBB instructions after the interrupt routine. This is done using a combination
of a circular buffer and a stack. A circular buffer holds the last three values of the PC.
When an interrupt occurs the values in the circular buffer are pushed on to the stack
under the action of the control unit. They are popped back from the stack when the
processor finishes the interrupt routine.
This forms the basic processor architecture. It provides a throughput of one
instruction/cycle. The instruction formats, discussed in later sections, are designed such
that the source and destination registers as well as immediate values are at the same
positions in each instruction. This will allow for registers to be loaded before the
instruction is decoded, resulting in performance improvement and simpler control units.
The control unit will mainly have to decode the opcode to determine the type of
instruction (which are few) and generate control signals accordingly.
Let us now look at each of the processors specifically.
4.3Data Processor
Hybrid meshnet involves transmission of data over one of the two possible media
: token ring or data channels. The routing decision to send data on one of the media
rather than the other is made by the data processor. The data processor also initiates
learning mode routing and fault diagnosis routing whenever appropriate. The working
of the data processor can be understood from the Figure 4.10.47
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Figure 4.10 Workingof the Data Processor.48
Routing decisions made by the data processor are based on a number of factors :
length and priority of the message, the destination address, availability of the node and
the previous routing history to the node. Initiation of learning mode routing or fault
routing depends on the state of the network, necessity of learning mode routing to a
node and the previous history of routing to a node. This will be explained later in the
section.
The basic processor architecture of the data processor is as explained in the earlier
section. The register organization for the data processor is as shown in Figure 4.11.
This represents the register array shown in Figure 4.6. The service routines' execution
is initiated by a set of interrupt calls. Interrupt vector pointers provide the address of the
interrupt routines. These addresses are programmed during initialization. The 24
general purpose registers are divided into 3 banks of 8 registers each. The processor
may switch register banks under program control between the interrupt routines. Each
of the interrupt priority levels ( 0 and 1) is assigned a separate register bank. The third
register bank is used by non-interrupt driven service routines. This relieves the
processor from saving and reloading registers to provide the necessary register space.
The register array will have 2 read ports and 1 write port. All ports can be active
concurrently without conflict.
Priority levels for the interrupts can be zero or one. Suppose an interrupt Y of
priority 0 is being serviced. If the interrupt X of priority 1 occurs during this time, the
register banks are switched and the interrupt routine for X is executed. At the end of the
routine, the register bank is switched back to the node corresponding to Y and the
suspended routine continues. The interrupt having the same level as the one being
serviced is kept pending until the present routine is completed.Interrupt Vector Pointers
INTTR
INTDL
SND
BDRN
Priority
u .I
sof No..1
CountLM FR
.1
T ble
Interrupt Control Register
General Purpose Registers
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GPO
Send DL int
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Interrupt priorities and mask information are kept in the interrupt control registers.
The status register keeps track of the pending and serviced interrupts. The interrupts as
well as control signals to the other units are initiated under program control.
The routing decisions are made by the processor based on the contents of a few
programmable registers. The messages having length smaller than the value in
broadcast data transmission reference number (BDRN) and priority greater than the
value in PRIORITY are sent over the token ring. Other messages are sent over the data
links.
The data processor is also equipped with the decision and routing tables (Figures
4.12a-b). The tables are essentially content addressable memory (CAM). The
addressable contents in both cases being the node addresses. The decision table keeps
track of the busy nodes and the failed routing attempts to a particular node. Based on
this table, the data processor makes a decision to initiate flood routing. If the node is
busy, the transmission is delayed. If the number of failed routing attempts exceeds the
threshold set by the 'user', flood routing is not initiated.
Depending on the Init flag (which indicates whether the path to the node is
known/unknown ) and the learning mode (LM) count (have enough attempts been made
to learn the path to a node? ), the data processor initiates the learning mode routing
during periods of no load on the network. The information learned during the learning
mode can be accessed via the routing table. The routing table keeps track of the
addresses in shared memory where the routing information to a particular node is
stored. In case of fault diagnosis routing, the routing table is used to get these
addresses.
Instruction format and instruction types are as shown in Figure 4.13 and Figure
4.14. As can be seen, the instruction requirements for the data processor is simple and
minimal. No extra hardware is required to execute this set of instructions.Instruction
5 5
1 Opcoderd
5 5 12
Immediate
2.Opcoderd
rsl rs2
1 16
rsx immediate
3.Opcode X immediate X- not used
Figure 4.13 Instruction Formatfor the Data Processor.
TypeFunction
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MV reg.,reg.
MVI reg., immediate
ADD reg.,reg.,reg.
SBB reg.,reg.,reg.
ADI reg., reg., immediate
SBI reg.,reg.,immediate
AND reg.,reg.,reg.
OR reg.,reg.,reg.
XOR reg.,reg.,reg.
ANI reg.,reg.,immediate
ORI reg.,reg.,immediate
XRI reg.,reg.,immediate
SHL reg.,reg.,immediate
SHR reg.,reg.,immediate
LD reg. , [reg. + immediate]
LDI reg.,[reg]
ST [reg. + immediate], reg.
BEQZ reg.,label
BNEZ reg.,label
STGE regi,reg2,reg3
sTLE regl,reg2,reg3
STEQ regl,reg2,reg3
BSET reg.,#,Iabel
BRSET reg., #,label
JMP label
CALL label
RET
NOP
2.Move data from register to register
2.Move an immediate value to register.
1.Add a reg. to reg.. Store the value in the third reg.
1.Subtract a reg. from a reg. Store the value in third reg.
2.Add immediate to reg. Store the value in third reg.
2.Subtract immediate to reg. Store the value in third reg.
1.AND the contents of two regs. Store the value in third reg.
1.OR the contents of two regs. Store the value in third reg.
1.XOR the contents of two regs. Store the value in third reg.
2.AND the immediate with reg. Store the value in third reg.
2.OR the immediate with reg. Store the value in third reg.
2.XOR the immediate with reg. Store the value in third reg.
2.Shift left the contents of reg. ( No. of shifts = #immediate)
2.Shift right the contents of reg. ( No. of shifts = #immediate)
1.
1.
1.
2.
2.
1.
1.
1.
2.
2.
3.
3.
X
X
Load the data from memory to the specified reg.
Load the data from memory and increment the memory add.
Store the data from the reg. into the memory.
Branch if the value of reg. = 0.
Branch if the value of reg. <> 0
Set the regl =1 if reg2 >= reg3
Set the regl =1 if reg2 <= reg3
Set the reg I =1 if reg2 = reg3
Branch if the #bit of the register is set.
Branch if the #bit of the register is set.
Jump to the given address.
Call the routine.
Return
No operation.
Figure 4.14 Instruction Set for the Data Processor.52
The sample implementation shows that almost all the functionalities are
programmable. The data processor functions are carried out through a set of interrupt
calls.
Data processor has various programmable parameters. The host system initializes
the processor by sending a PG1 interrupt ( refer to Figure 4.1).
On interrupt from the host system, the message header is received and routing
decisions are made.
On interrupt from either token ring or data link interface, another routine updates
tables and status contents of various registers to reflect the current state of the
network.
In a wait loop, it checks the decision table and initiates learning mode routing or
fault routing, if required, under no load conditions on the network.
The assembly language implementation of the data processor functionalities is
shown in the Appendix A. An attempt has been to incorporate most of the functionalities.
The protocol is approximately 500 instructions long. Based on this implementation, it
can be suggested that program memory of size 4 Kbytes will be sufficient. The memory
can be on-chip or as an external ROM. The on-chip ROM will reduce the pin count, but
on the other hand can not provide the same flexibility to modify the protocol as the
external ROM implementation.
4.4 Token Ring Interface
The token ring interface (TRI) accepts the control information from the data
processor and accordingly sends control or data messages over the ring. The interface
implements all the MAC layer and few LLC layer functionalities. It provides for
generation and distribution of token, frame address recognition, differential Manchester53
encoding and decoding, CRC generation and checking. It also generates control frames
for the data messages to be transmitted over the data links.
Figure 4.15 shows the logical operation of the interface. They function in two
modes : listen and transmit. Stations are normally in the listen mode.
Ring
Listen Mode Transmit Mode
I/P Ring 0/P
Delay 1-1-- Delay
Node In Node Out
Figure 4.15 Logical Operation of the Token Ring Interface.
The basic block diagram of the TRI is as shown in Figure 4.16. The message
from the ring arrives at the receive switch. It is copied and forwarded or simply
forwarded depending on the type of message ( control or data) and the destination
address. The token ring processor manages the overall activities of the TRI. The
processor is involved in initiating transmission, receiving messages, generating error
and control messages, transfer of data messages between the host memory and FIFOs
Receive Section Transmit Section
Receive
Switch
Rx
Buffer
Delay
Logic
i
0.1
Transmit
Switch
Tx
Buffer
i4
Token Ring Processor
Figure 4.16 Basic Block Diagram of the Token Ring Interface.54
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Figure 4.17 Working of the Token Ring Interface.55
and synchronizing activities with the data link interface.
The delay logic essentially provides the delay required for the recognition of a
free token, changing it to a busy token and appending the message at the source node.
The delay logic provides a 1 bit delay at each node to carry out this action. This is the
inherent latency associated with each node. In our implementation, this delay is
programmable. The transmit switch will either forward the message (intermediate node)
or initiate the message (source node). Working of the token ring interface in relation to
the network interface unit can be understood from Figure 4.17.
The basic processor architecture for the TRI is as explained in section 4.3. The
programmable registers available for the interface are shown in Figure 4.18. This
represents the register array shown in Figure 4.6. The program execution is initiated
through a set of interrupt calls. Interrupt vector pointers provide the address of interrupt
routines. The interrupts can be from the data processor or the data link interface.
Internally, interrupts are generated due to either a non-empty Rx FIFO or the timer
count for 'timer, hold token' (TI-IT) or 'timer, no token' (TNT) reducing to zero. The
interrupt vector pointers are programmable at the initialization. The available interrupts
can be prioritized ( 0 or 1) or masked by setting or resetting the specific bits in the
interrupt control register (ICR). The interrupts and the control signals to the other
interfaces are generated under program control by writing into the ICR or the control
register (CR). The control and status registers provide the snapshot of the overall
working of the TRI.
There are 3 banks of 8 registers each. The register banks are switched depending
on the priority of the interrupt. SRC and DEST registers provide the control and status
information for the Rx and Tx sections. The SRC register is provided with a flag which
is a result of the modified protocol. When this flag is set, the TRI initiates transmission
without waiting for the free token.Interrupt Vector Pointers
INTDL
INTDP
INTTHT
INTTNT
LNTMSG
CSRC
CDEST
SDEL
EDEL,
AC
General Purpose Registers
GP7
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Figure 4.18 ProgrammableRegisters for the Token Ring Interface.57
The control frames like access control (AC), frame control (FC) etc. are
programmable and depend on the type of transmission. The timer values for 'timer,
hold token' (THT) and 'timer, no token' (TNT) depend on the length and number of
nodes on the network along with the latency at each node and maximum message length
on the ring. The timer values are programmable and should be selected such that the
performance is optimized.
The data messages to be transmitted (received) over the ring are stored in the
transmit (receive) buffer. The Tx and Rx buffers are 2K FIFOs which act as
intermediate storage for messages to/from the host memory. It also provides temporary
storage for control messages before being manipulated by the appropriate service
routines.
Instruction format and instruction types are shown in Figure 4.19 and 4.20.
They are similar to those presented for the data processor. The modifications are in the
usage of some instructions and formats to accommodate the larger number of registers.
Instructions have been provided to read and write from the FIFOs. The extra logic
required to implement these instructions is not very complex.
Let us now take a detailed look at the receive and transmit sections of the token
ring interface. Refer to Figure 4.21.
The differential Manchester encoded packet arrives over the physical medium.
The medium can be twisted pair or optical fibers.
The data is decoded using the clock information extracted from the received
packet.
The delimiter decode logic continues to forward the message to the transmit
section until it recognizes the starting delimiter (SDEL) flag.
Once the SDEL is detected, the decode logic provides a path for the packet to the
receive section.6 6 6 2 12
1. Opcodersl/drs2ximmediate
4 16
3.Opcodersl/d X immediate
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6 6 6 6
Opcodersl rs2 rd x
42 2 12
immediate 4.Opcode#Xrs2
X- not used
Figure 4.19 Instruction Format for the TokenRing Interface.
Instruction Type Function
LD reg., [reg. + immediate]
LDI reg.,[reg]
ST [reg. + immediate],reg.
MV reg.,reg.
MVI reg., immediate
ADD reg.,reg.,reg.
SBB reg.,reg.,reg.
ADI reg., immediate
SBI reg. immediate
AND reg.,reg.,reg.
OR reg.,reg.,reg.
XOR reg.,reg.,reg.
ANI reg., immediate
ORI reg., immediate
XORJ reg., immediate
RFIFO reg.
WFIFO reg.
BEQZ reg.,immediate
BNEZ reg.,immediate
STEQ reg.,reg.,reg.
BSET reg.,#,immediate
BRSET reg.,#,immediate
SHL reg.,reg.,immediate
SHR reg.,reg.,immediate
JMP immediate
CALL immediate
RET
1
1
1
2
2
2
3
3
2
2
2
3
3
3
3
3
3
3
2
4
4
3
3
x
Load the data from memoryto the specified reg.
Load the data from memory andincrement the memory add.
Store the data from thereg. into the memory.
Move data from register to register
Move an immediate value to register.
Add a reg. to reg.. Store the valuein the third reg.
Subtract a reg. from a reg. Store thevalue in third reg.
Add immediate to reg. Store the valuein same reg.
Subtract immediate to reg. Store thevalue in same reg.
AND the contents of tworegs. Store the value in third reg.
OR the contents of tworegs. Store the value in third reg.
XOR the contents of tworegs. Store the value in third reg.
AND the immediate withreg. Store the value in same reg.
OR the immediate withreg. Store the value in same reg.
XOR the immediate withreg. Store the value in same reg.
Read from FIFO into the givenreg.
Write to FIFO the contents of givenreg.
Branch if the value of reg.= 0.
Branch if the value ofreg. <> 0
Set the regi =1 if reg2= reg3
Branch if the #bit of the register isset.
Branch if the #bit of the register isreset.
Shift left the contents ofreg. ( No. of shifts = #immediate)
Shift right the contents ofreg. ( No. of shifts = #immediate)
Jump to the given address.
Call the routine.
Return
Figure 4.20 Instruction Set for the Token Ring Interface.From
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The access control frame is checked for the free token bit, in the event of node's
requirement to transmit. This is indicated by a 'start Tx' flag in the SRC register.
Serial to parallel conversion of the received data occurs.
The frame control (FC) is latched and checked for the type of packet ( control or
data). This sets an appropriate flag in the DEST register. In case of data packet,
the destination address(DA) frame of the received packet is compared with the
addresses in the compare registers.
All the compare operations are time critical and are carried out in hardware under
the control of receive state machine.
The remaining packet are copied into the Rx I-11-0 under one of the following two
conditions.
1. If the control bit in the FC frame is set, the packet is copied irrespective of the
destination address.
2. If the packet is data, further frames are stored in FIFO only if the address
match occured.
The received packet is checked for errors. The CRC checker will generate the
CRC for the received message and compare it with the one received. The error is
indicated in case of a non-match. The type of CRC algorithm used is
programmable but is uniform over the whole hybrid meshnet. The IEEE 802.5
standard uses a generator polynomial of degree 32 as shown here.
x32 4_ x26 4. x23 + x22x16 + x12 + xll + x10 4. x8x7x5x4 4.
x2 + x 1 + 1
A node wishing to transmit sets the 'start Tx' flag in the SRC register. Once the
receive section detects the token, the TRI is switched to transmit mode, disabling
the forwarding of data from the receive to the transmit section.61
The control frames at the Tx section are programmable. They are programmed
with appropriate values before the transmission initiation.
The data to be transmitted is stored in Tx FIFO. The data from the host to the
I-110 is transferred under DMA control.
The transmission of data involves parallel-to-serial conversion, CRC generation
and the Manchester encoding.
Transmit and receive sections are similar to the one implemented for IEEE 802.5
standard token ring interface. Modifications are mainly required to accept control
messages without checking destination address and providecapability to initiate
transmission of control packet in the absence of free token.
Implementation of sample protocol routines allowed us to determine the register
and memory requirements. It also enabled us to make timing and performance
measurements which are discussed in the next chapter. Token ring functions arecarried
out through a set of interrupt routines.
Token ring interface has various programmable parameters. The host system
initializes the processor by sending a PG2 interrupt ( refer to Figure 4.1).
On interrupt from the data processor, the control information from the shared
memory is received. The decision based on the information resultsin the initiation
of control or data transmission. The control frames are generated accordingly.
The data transmission involves transfer of data from the host memory to the Tx
FIFO.
On interrupt due to the non-empty Rx FIFO, the routine examines the control flag
in the DEST register. If the received packet is data, it transfers the data to the host
via DMA. In case of a control packet, it determines the action and accordingly
sends message to the data link interface and/or the data processor.62
On interrupt from the data link interface, it send either the path grant or the path
release packet over the ring.
The token ring functionalities are implemented using the suggested instruction set.
This is shown in Appendix A. The sample implementation is approximately 550
instructions long. Though it is not complete, it allows us to make an estimate on the
overall memory requirements. Based on this, it can be estimated that the instruction
memory of size 4-8 Kbytes will be sufficient for the token ring protocol
implementation.
4.5 Data Link Interface
The data link interface is responsible for handling the transfer of messages over
the data channels. It implements all the MAC layer and few LLC layer functionalities
associated with this transfer.
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Figure 4.22 Block Diagram for the Data Link Interface
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Figure 4.22 Working of theData Link Interface.64
At each node, the data link interface (DLI) consists of the switching blocks, the
receive section, the transmit section and the data link processor. The working of the
data link interface is shown in Figure 4.23. The basic block diagram is as shown in
Figure 4.22.
The data processor architecture has the same basic architecture as described in an
earlier section. The instruction format and the types are as shown in Figure 4.24 and
4.25.
1.
2.
3.
4.
6 2 12
Opcodersl/d rs2X immediate
6 6 8
Opcodersl rs2 rd X
4 16
Opcodersl/d X immediate
42 2 12
Opcode#Xrs2X immediate
Xnot used.
Figure 4.24 Instruction Format for the Data Link Interface.
New instructions have been added to implement special functions. To
accommodate these instructions and allow their execution to be at the rate of one per
cycle, additional functional blocks are incorporated into the basic architecture. The
preliminary logic design of the functional blocks indicate that the required changes are
not very complex. The addition of instructions and logic is justified on the following
grounds.
1.The specialized functions can be carried out in 1-3 cycles which could otherwise
require many cycles to accomplish.Instruction TypeFunction
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LD reg., [reg. + immediate]
LDI reg.,[reg]
ST [reg. + immediate], reg.
RFIFO reg.
WFIFO reg.
MV reg.,reg.
MVI reg., immediate
ADD reg.,reg.,reg.
SBB reg.,reg.,reg.
ADI reg., immediate
SBI reg. immediate
AND reg.,reg.,reg.
OR reg.,reg.,reg.
XOR reg.,reg.,reg.
ANT reg., immediate
ORI reg., immediate
XORI reg., immediate
SHL reg.,reg.,immediate
SHR reg.,reg.,immediate
BEQZ reg.,immediate
BNEZ reg.,immediate
STGE reg.,reg.,reg.
STLE reg.,reg.,reg.
STEQ reg.,reg.,reg.
BSET reg.,#,immediate
BRSET reg., #,immediate
ENC reg.
DEC reg.
STLN
SSTLN
RLSLN
SRLSLN
RSTLN
SRSTLN
LDSWR @RO
STRST @RO.,immediate
RSST @RO
RSSQ @RO
JMP immediate
CALL immediate
RET
3
3
2
3
2
2
3
3
2
2
2
3
3
3
3
3
3
3
2
2
2
4
4
3
3
3
3
3
3
x
Load the data from memory to the specifiedreg.
Load the data from memory and increment thememory add.
Store the data from the reg. into thememory.
Read from FIFO into the given reg.
Write to FIFO the contents of givenreg.
Move data from register to register
Move an immediate value to register.
Add a reg. to reg.. Store the value in the thirdreg.
Subtract a reg. from a reg. Store the value in thirdreg.
Add immediate to reg. "ltore the value insame reg.
Subtract immediate to reg. Store the value insame reg.
AND the contents of two regs. Store the value in thirdreg.
OR the contents of two regs. Store the value in thirdreg.
XOR the contents of two regs. Store the value in thirdreg.
AND the immediate with reg. Store the value insame reg.
OR the immediate with reg. Store the value insame reg.
XOR the immediate with reg. Store the value insame reg.
Shift left the contents of reg. ( No. of shifts= *immediate)
Shift right the contents of reg. ( No. of shifts= #immediate)
Branch if the value of reg. = 0.
Branch if the value of reg. <> 0
Set the regl =1 if reg2 >= reg3
Set the regl =1 if reg2 <= reg3
Set the regl =1 if reg2 = reg3
Branch if the #bit of the register is set.
Branch if the #bit of the register is reset.
Encode(16->4) the value in ENCODE and store it inreg.
Decode(4->16)the value in DECODE and store it inreg.
Set the available data links in the switchreg.
Set the available data links in the source switchreg.
Release the unused data links in the switchreg.
Release the unused data links in the source switchmg.
Reset the used data links in the switch reg.
Reset the used data links in the source switchreg.
Load Switch registers specified by RO.
Store the state in registers specified by RO.
Reset counter.
Reset switch registers.
Jump to the given address.
Call the routine.
Return
Figure 4.25 Instruction Set for theData Link Interface.66
Consider the instruction 'DEC reg.'. It converts a 4-bit representation of a
number to a 16-bit representation. This can be implemented using the basic instruction
set ( shifts, additions/subtractions and branches) at the expense of many clock cycles. A
decoder and a special register (DECODE) can carry out the same function in two clock
cycles.
2.The new instructions are designed to limit the number of registers accessed
directly to below 64.
There can be up to 16 links supported by the data link interface. Each one will
have its own switch and state registers (explained later in the section). Trying to access
each register independently will require the instruction format to support more than 64
registers. The number of bits in the instruction will be more than 6 for each register
field. The instruction length will be more than 1 word (32 bits) long. This is
unacceptable. By providing a way of indirect addressing, the registers required to be
referenced directly are kept below 64.
Consider the instruction STRST @RO,immediate. The instruction stores the
immediate value into each of the state registers specified by RO. Each bit in RO
represents a link. The register at a link having the corresponding bit set in RO is loaded
with the immediate value. This allows for 16 registers being specified by a single
instruction and a single register.
The instruction format differs from the one presented for the data processor. This
is to accommodate a larger number of registers. The instruction set has many special
purpose instructions.
The register organization of the data link interface shown in Figure 4.26.
represents the register array shown in. Figure 4.6. The data link interface can receive
external interrupts from the data processor and the token ring interface. Internally the
interrupts are generated due to a reception of an acknowledgement or a data message.Interrupt Vector Pointers
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Interrupt vector pointers provide the addresses for the corresponding interrupt routines.
These addresses are programmable at initialization. Functions of the control and status
registers are similar to those of the token ring interface. SRC and DEST registers
provide control and status information for the transmit and receive sections of the
interface.
Registers are provided to keep track of the size of data received (LNTHW) and
data read (LNTHR). The data link interface, based on the information learned during
the learning mode routing, maintains a table in the shared memory. The table provides
an immediate node address for each of the outgoing datalinks. The 'Table Add.'
register points to the beginning of this table and is accessed during fault routing.
The present state, the available links and the used links registers indicate the
current state of the switching block. Each bit in these registers correspond to a link. A 0
in any position indicates a free link. These three registers are required to manipulate the
switching during the different stages of transmission. ENCODE and DECODE are the
special registers used by the ENC and DEC instructions respectively.
The transmit and receive sections at the source and destination nodes are
associated with sending message over the data links. They are shown in Figure 4.27a
and 4.27b. These sections are similar to those of the token ring interface. Each section
is provided with 4K FIFO. Under the present implementation, once a path is setup
between the source and the destination node, a maximum of 64 Kbytes can be
transferred with maximum packet size being 4 Kbytes.
The switching block is shown in Figure 4.28. It performs various functions. It can
recognize data and control messages, switch stages, verify data integrity, remove
duplicate messages, check for hop count, append source address to the message, switch
to the available links and release unwanted links. It is required that all these
functionalities are carried out with minimum delay in transmission.Tx
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Each link has its own switching block. The switching block can be in any one of
the following six states. If the frame received does not conform to the state of the link,
the frame is rejected and is not forwarded.
0.Idle
1.Receive path search message : The switching block at the intermediate node checks
for the hop count in the control frame. The frame is discarded if the hop count is
greater than the maximum allowable value. Under the present implementation, the
maximum possible hop count is 16. All the available links are set to receive the
path search message. When one of the links receives the message, all the other
links are switched to state 2. The link receiving the message will be switched to
state 3.If the node receives another search message, it will be discarded
preventing duplicate messages. This state introduces a 5 bit delay at each node in
the path.
2.Receive CACK : The switching block checks for the CACK bit in the control
frame. On recognition, it releases all the unused links. The link is switched to state
4 or state 0 depending on the type of routing. A 1 bit delay is provided to check the
control bit.
3.Forward Data Message : Since the path is already setup, the data is forwarded at
the intermediate nodes without any intervention or delay.
4.Receive DACK : The switching block checks for the DACK bit in the control
frame. On recognition,it resets the links forming the path. The links are switched
to state 0. A 1 bit delay is provided to check the control bit.
5.Path search for Learning mode routing : This is similar to state 1. The difference
being that the node address is inserted in the path search message by the switching
block. The delay is 21 bits at each node in the path.72
The message inside the switching block is routed, depending on the state of the
link, to carry out the functions associated with the state. Switching of the links, finding
available links, setting up links, releasing unused links, resetting used links and
switching of the states are done under a program control and are dependent on the state
of the link.
Intermediate state machine consists of a counter and few registers to generate the
next state and enable the proper checking of various control bits. Multiplexers and
Selectors have outputs of the programmable registers as the control inputs.
Switches are of the crossbar type with the switching block at the input of each link
as shown in Figure 4.29. By implementing the various stages of the switching block at
the logic level, it was realized that its design may not be trivial. However, the design
remains the same for all the links. Multiple switching blocks can be obtained by
duplication.
Switching Block
N
.
1
2
3
2 3 4
Output Links
5
Figure 4.29 Switching Section of the Data Link Interface.73
The data link interface functions are carried out through a set of interrupt calls.
Data link interface has various programmable parameters. The host system
initializes the processor by sending a PG3 interrupt ( refer to Figure 4.1).
On interrupt from token ring, the control information is read. Setting and resetting
of the links, writing into the state registers and initiation of transmission is done
as per the control information.
On reception of the data message, an interrupt occurs at the destination. The data
from the Rx FIFO is transferred to the host memory using DMA.
The data processor provides the information about the immediate node addresses
connected to the links at each node. On interrupt from the data processor, the table
pointing to these links is updated.
Sample protocol implementation for the data link interface is shown in Appendix
A. The implementation is quite complex and requires a total understanding of the
switching blocks in particular. The code is based on the instruction set shown in Figure
4.25 and is 650 instructions long.
For the current implementation, the data link interface supports 16 data links. This
implies that any particular node can be connected to other 16 nodes via point-to-point
links.74
CHAPTER 5
PERFORMANCE EVALUATION
The design features for the network interface unit were presented. An evaluation
of the designed unit will be discussed in this chapter. This exercise will enable us to
determine several pieces of valuable information:
Determine and understand the advantages of flood routing over the broadcast
transmission.
Estimates for the timing requirements for learning mode routing and flood routing
can be made.
Programmable parameters like broadcast data transmission reference number
(BDRN), timer no token (TNT) and timer hold token (THT) need to be
determined. It is possible to estimate these values based on the sample
implementation of the protocol and various network parameters.
Processor utilization is studied and the possible improvements are suggested.
To carry out the above mentioned objectives, it is required to know :
1.The time required by the processors to carry out the required functions (path
request, path setup, send data etc.).The sample implementation of the protocol
allows us to determine this time. Knowing the instruction count for each of the
routines, processor speed, waiting time for for free token, transmission time etc.,
it is possible to estimate the total processing time.
2.Processor speed .- Each processor is assumed to work at 20Mhz (50ns. clock
cycle).
3.Availability of the shared bus for the unit.- The units of the NIU share a common
bus for transfer of status informations. If the bus is free, it is given to the
requesting processor at the next cycle (50ns). Maximum wait corresponds to the
time when the routing information is manipulated. This can take up to 16 cycles75
(0.8 !is). For our analysis, we assume the average wait time for the bus to be 0.4
4.Transmission rate on token ring and data channels The IEEE 802.5 standard for
the token ring specifies the transmission rate to be either 4 Mbps or 10 Mbps. We
will use both of these values. The transmission rate for data channels is assumed
to 10 Mbps.
5.Time to wait for free token - The time before which a free token is available
depends on number of parameters: the network load, the number of nodes in the
network, the average length of messages transmitted etc. The minimum token
wait can be 1 bit which is equivalent to 0.250 (4 Mbps) or 0.11..ts (10 Mbps).
The source has to wait the longest when all the nodes in the ring, beginning with
the one closest to the source, would like to transmit. This time can be anywhere
up to 1 sec. For our evaluation we will vary the token wait time value from 0.1i..ts
to 100 ms.
6.Propagation Delay This is assumed to be 511s/km.
7.Delay (latency) at each node- The latency at each node in the case of token ring is
1 bit/node. In case of transmission over the data links the delay is dependent on
the state of transmission. During the path setup stage, the latency is 5 bits/node.
After the setup, the data transmission take place without any delay at the
intermediate nodes.
8.Number of nodes on the network The analysis is done for values of 25 and 100.
9.Number of nodes in the path This is significant for transmission over the data
links. For the analysis the number is varied from 1 (minimum) to 16 (maximum).
10.Data and control message lengths - The control messages sent over the token ring
are 12 bytes long. The control messages on the data links are 11 bytes. The data
length for the token ring is varied from 15 bytes to 6000 bytes and for the data
channels from 100 bytes to 64 K bytes.76
11.Length of the token ringIt is assumed to be 1 km.
It should be emphasized here that our analysis does not involve network traffic
issues. No attempt has been made to determine the throughput of the hybrid meshnet,
its operation under various load conditions and different arrival and service rates of the
messages. This study has already been done in [1]. Our purpose of analysis is to
determine the time required to transmit the data messages over the token ring and the
data links and provide the comparisons between them. The queuing models are not
considered for the analysis. The message lengths and the waiting time for token are
varied over a range of values.
5.1 Results
Routines were written in C to determine the setup and transmission times for
different routing mechanisms. The results are shown here in the form of graphs. Let us
understand each of these graphs.
1.Figure 5.1 shows the message transfer time for different message lengths in case
of broadcast transmission. This is shown for two different transmission rates.
The message transfer time depends on the processing time at the NIU, waiting
time for a token, the availability of the shared bus, the propagation delay and the
transmission time. All the values except the transmission time (due to variable
length of message) form a constant portion of the equation. As seen the message
transfer time increases linearly with the message length. A particular value of
interest is the time required for transmission of control messages (L=12bytes). It
is 62.11..ts for 4Mbps and 44p.s for 10Mbps.
2.Figure 5.2 shows the setup time as a function of waiting time for a free token for
the flood routing. The setup time depends on the same factors as the broadcast
transmission. However for this analysis, waiting time for the token, the10
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Figure 5.1 Message Transfer Time for Broadcast Transmission.
propagation delay (because of different values of N, number of nodeson the ring)
and the transmission time (because of different transmissionrates ) are the
variables. Since the flood routing and broadcast transmissionare compared for a
free token wait time of 201.is, it is of interestto find the setup times for that value.
They are:
110.5ps for S = 4 Mbps and N= 25.
140.1p.s for S = 4 Mbps and N= 100.
77.6p.s for S = 10 Mbps and N= 25.
88.9}is for S = 10 Mbps and N= 100.
3.Figure 5.3 allows us to compare the setup times andmessage transfer times for a
range of message lengths. As seen, the setup time is independent of the length of
the message. It can be noted that the time required for pathsetup is greater than
the time required to send messages, for smallermessage lengths. For L = 10078
20
E
1 0000.(X7
1 000 00
1 00. 00
10.00
Flood Routing
Waiting time for free token= 20mierosec.
MI
0.00 2003.00 400100
Length in Bytes
Setup Time -440-- Msg. transfer time
Figure 5.2 Setup Time in FloodRouting.
---- -OF
-- 4t4 ------ -------
6030.00
Flood Routing
Number of Links = 4
6000.03
saoo
aoo aaco moo 100
Free token wait (Microsec.)
S = 42b1 N = 100-ow- S = 10111 N = 25 -co- S = 1001431 N = 100
IS = Transmission Rate N= Number of nodes on the ring I
-=-5=46.1.4=25
1 60 CO
Figure 5.3 Setup Time and MessageTransfer Time for Flood Routing79
bytes, the setup time is 110.5 p.s and the message transfer time is 82.9p.s. This is
an important criterion in determining BDRN. This will be discussed later in the
section.
4.Figures 5.4 and 5.5 show the comparison between timings for broadcast
transmission and flood routing for various message lengths. If the transmission
rate on the ring is 4 Mbps, it is seen that the flood routing is always a better
choice. However, as seen in Figure 5.5, the broadcast transmission takes less
time than the flood routing for any message length if the transmission rate is the
same on both the media. The reason being the setup time required for flood
routing.
The advantages of multiple transmissions due to the presence of the data channels
can be appreciated from this graph along with Figure 5.3. Let us understand this
numerically:
The flood routing uses the token ring only during the setup time. Once the path is
setup the token ring is free for use by the other nodes. This setup time is 88.9p.s.
Suppose we have two nodes. Each is required to transmit messages of length
equal to 2000 bytes. Message transfer time in case of token ring (Tring) is 1641.9
ps /message. The transmission of two messages will require 2*1641.9 t.ts. The
message transfer time (Ttink) in case of data channels ( assuming that the path
exists between the nodes) is 1591.11..ts. In order to transmit two messages it will
require 2*88.9 + 1591.1 ps.
Total saving in time = Total transfer time over the ring - Total transfer time over
the links.
= ( 2*1641.9 )(2*88.9 + 1591.9)
= 1514.14s.
The advantage becomes more apparent for longer message lengths and more
concurrent transmissions. Using data channels for transmission also prevents the80
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token ring being clogged by longer messages. This indicates that the token ring
should be used for control messages and short data messages while longer
messages can be transmitted on the data channels.
5.Figures 5.6 and 5.7 show the timing requirements for the learning mode and the
fault routing.
5.2 Determination of BDRN, THT and TNT
The BDRN value is used to determine the messages to be transmitted on the ring.
The value can be the length in bytes for which the broadcast transmission time equals
the setup time required for flood routing. However, the following analysis is based on
the assumption that more than one node in the network desires to transmit long
messages at any give time. From the above discussion, it can be seen that it will be
efficient to send messages over the data channels. However, the transmission on data
channels requires a setup time. If the message transmission time is less than the setup
time, flood routing will be inefficient and will require more time than the token ring
(assuming bit rate = 10 Mbps for token ring). It is found that for L = 100 bytes, both
these parameters are almost equal. The BDRN value can be selected such that 2*setup
time + Tlink < 2*Tring( assuming only two concurrent transmissions). From the
results obtained during the analysis it is found that this will occur at message length
(Lappx) > 200 bytes. Therefore BDRN = 200. One important point to note here is that
this value is programmable at each node and can be different at different nodes
depending on the needs of each node. More extensive analysis is required to determine
the precise BDRN value.
THT, timer hold token defines the maximum time for which a node can hold the
token. In order to determine this value, it is sufficient to find the longest message that82
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will be transmitted on the token ring. This will be equal to the BDRN value. For BDRN
= 200 bytes, the time required to transmit is 242ps. We can select THT = 250p.s.
TNT, timer no token is defined as Number of nodes*THT. Assuming the number
of nodes on the network to be 100, TNT = 25ms.
5.3 Processor Utilization
It is found that the time required for processing is negligible compared to the time
required for the transmission. An approximate measurement indicates that only 2-2.5%
of time is used in processing by a unit of the NIU. This indicates that the NIU is
capable of supporting much higher transmission rates. In the sample implementation,
the processor waits in a loop until the message is fully transmitted or received. Hence it
is busy during the full transmission time. This is inefficient. It can be modified so that
the processor is freed once the transmission is initiated.
The NOPs ( No operation instructions) are included to avoid the control hazards
in the RISC architecture. In the sample implementation, it takes as much as 15% of the
time and code. The code should be reorganized such that more branch-delayed slots are
filled with useful instructions instead of NOPs. This will further improve the
processing time and the efficiency.84
CHAPTER 6
RESULTS AND CONCLUSIONS
Previous chapters of the study considered the design features necessary to
implement the network interface unit for the hybrid meshnet local area network. Hybrid
meshnet protocol is still in its development stage. One of the design goals was to
provide a unit which will support this ongoing changes. Except for the time critical and
non-varying functions, all the functionalities of the NIU are programmable. This will
provide for tremendous flexibility in the design, validation and standardization of
hybrid meshnet. The multiprocessor system for the network interface unit ensures high
performance. All the processors work concurrently on the tasks assigned to them.
Various asynchronous activities are distributed among the three processors resulting in
a balanced network interface unit.
The processors have a RISC architecture with simple instruction sets. The
resulting control units for the processors will be simple. As the basic architecture
remains the same for all the processors, the initial design can be duplicated for all the
three processors.
The network interface unit will be compatible with most of the host computer
systems. Only the host system interface needs to be modified to manage the timing and
control signal conversion between the host system and the NIU.
The sample implementation of protocols for each of the interfaces allowed us to
determine the instruction and register requirements and verify the programmability
aspect of the network interface unit. The processor utilization and overallperformance
estimations were done based on this implementation. This exercise formed an important
tool in the overall design.
The performance and timing evaluation allowed us to understand and quantify the
advantages of hybrid meshnet. Results showed that multiple, long message85
transmission capability on data links can yield better transmission efficiency than token
ring.
The NIU is designed for the computer network system with :
up to 256 nodes on the network.
up to 16 data links from each node.
maximum of 16 nodes in the path between the source and the destination during
flood routing.
up to 64 Kbytes data messages.
transmission rate of 10 Mbps on the data links and 4/10 Mbps on the token ring.
modified IEEE 802.5 standard for token rings. In fact, the unit is designed such
that in an absence of data link interface unit, the unit can work as a network
interface unit for a token ring network.
The cost involved in developing the NIU may not make it competitive with the
ethernet or the token ring for the 'day-to-day' networking environment. However, a
feedback from the industry indicates that it definitely has a potential in a LAN
environment requiring prompt, robust and flexible services. In the application
environments, there are various kinds of data messages: large volume data transfer
messages and a smaller volume of control signals. The hybrid meshnet finds use in this
kind of application environments. The advantages of multiple, secure transmissions and
reliability can be utilized in some applications like office automation, military C3
(command, control and communication) and automated real time environments [1].
6.1 Areas of Further Study
The network interface unit presented here is a 3 processors system. The data
processor makes decisions affecting the activities of the token ring interface and the data
link interface. The designed system is modular and distributes tasks among the86
processors. This results in a high performance system which is easy to design and easy
to test. However if the cost is the main criterion, it may be possible to design the
system with two processors. The functions of the data processor can be distributed
among the token ring and data link interfaces. It may be worthwhile to discover the
possible implications of this change.
The design features presented here brings us one step closer to the
implementation. Suggested steps to reach this goal are:
Behavorial simulation of the NIU.
The attachment of the NIU with the physical media is not addressed in this study.
It is necessary to address this issue during the early stages of implementation.
Design of the basic RISC processor. The instruction set implemented at this stage
can be the one which is common for all the processors.
Design of the receive and the transmit sections for the token ring interface and
data link interface can be done concurrently with the design of the processor. The
transmit and receive sections for token ring can have some ideas borrowed from
the ones available commercially.
The functionalities of each interface is different from the others. Additional logic
will be required to carry out these functions. They can be incorporated to the basic
architecture for each of the interfaces.
Protocol implementation can be done in assembly or an higher level language.
The compiler design will be required for higher level language implementation.
Depending on the host system,the host system interface needs to be designed.
Since the unit allows most of the protocol to be programmable, the protocol
changes can be deferred until after the design. Some of the token ring functionalities
like generating a new token in case of a lost token are not considered. However it
should be possible to implement these functionalities with the existing register
organizations and instruction sets.87
The following points may be considered to improve the functionalities of hybrid
meshnet.
Direct transmission : Direct transmission will allow message transfer between nodes
connected by point-to-point links without sending control messages on the token ring.
Feasibility of the direct transmission for the present system and the changes in protocol
necessary for the implementation can be studied.
Fault diagnosis algorithms [1 J:It may be possible to develop more efficient distributed
fault diagnosis algorithms than the existing general algorithms. Fault recovery should
also be considered.
Semi-permanent paths between the nodes: Allowing semi-permanent paths between
the nodes can be very useful for real-time environments. The required changes in
protocol should be studied.88
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DATA PROCESSOR
/ This is the sample implementation of the protocol functions carriedout in
the data processor. The code is not complete or error free. Itis not
executed on any particular processor.
However it has helped in determining the register and instruction
requirements. This exercise will also allow us to estimate theperformance.
The control hazards that occur in pipeline architectureare taken care of.
(MOVED in comments indicates that an instruction is rescheduledto avoid
control hazard.
1 The code indicates the register required for each function.The exact bit
position is postponed until final implementation. /
/ Initialization routine. Until the PG1 interrupt is received theprogram
waits in a loop shown later... /
ORI ICR, ICR,t - - -- ;send BREQ
wait: BSET S01,11-,wait ;wait until bus is granted.
MVI GPI,. ;address for DMAC (host system interface I.
WI GP0,11---- ;set address.
MVI ; set length.
MVI
;command word.
2 data hazard which may result due to usage within two cycles of write
has been taken care of in the architecture 1
ST [GP1,101,GPO ;store them in the DMAC.
ST (GP1+1111,GP2
ST (GP1,121,GP3
ANI ICP,100,0----
MVITit,/--- -
RET
)01 ICR,IcR,O-
;release the bus.
;set up the TC interrupt vector register.
:send UREA. (MOVED)
At Terminal Count (TC) interrupt
Determine the cause of TC interrupt. /
BSET 001,11-,tx
ORI
NOP
wait: BSET S121,11-,wait
NOP
NOP
LDI INTTR,IGPO)
LDI INTDL,IGP0)
LD1 INTTX,IGPOI
LDI SAUP,(010)
LDI PRI,(GPO)
FIDRN,IGPOI
LDI CNT,(GPO)
LDI 111I0,(GPO)
LDI TABLE,IGP01
LDI TIC,(GPO)
MVI
GP2,11- ---
MV GPI,NNO
LDI GP4,(GPO)
cont.: ST IGP1.10),1-
SP IGP2.101,11----
ST (GPI.O11.GP4
ST EGP24011,GP4
Grs,criT
;check for To service flag.
send BREQ
;wait until bus is granted.
Interrupt vector address for TPI.
interrupt vector address for DLI.
Interrupt vector address for the host.
my address.
specify priority level...
and length.
count for L.M. and F.R.
number of nodes in the network.
starting address for routing table.
timer count.
CAM address for decison tabletPTI.
CAM address for routing table(RT).
Initialization for decision table.
host provides the addresses of nodes on the
network.
command word for Decision Table.
command word for Routing Table.
write the address.
store the LM and FR count in the table at
SHL GPS.GP5,11-
001 GP5,GPS,*----
ST (GP1r021,GP5
SRI GP3,GP3,111
MVI GP5,110000h
BNEZ GP3,cont
ST [GP2.1121,GP5
LDI GP4,(GPOI
ANI
001 SR2,SR2,11-----
PET
ORI
tx; BSET S111,1--,tx
NOP
NOP
BRSET IC R,1 -,zero
NOP
ORI SR1,SR1,11----
JMP ahead
NOP
zero: ORI SRI,SR1,1 - - --
ahead:LDI GP1,)GP0(
LDI GP3,(GPO)
LDI 004,1G001
STGE GP3,GP3,PRI
BNEZ GP3,ring
LDI GP5,(0)0)
ANI ICR,ICR,I1----
STLE GP7,GP4,BDRN
BNEZ GP7,ring
MVI GPI,*
MV1 GP6,1I----
ST [GP1.110I,GP6
ST iGP1.111),GP5
LD GP6,1Gp1.121
BSET GP6,11-,pending
NOP
NOP
indone: ANI GP7,GP6,t - - --
BEQZ GP7.error
NOP
NOP
dtlink: 001 SP2,SP2,11--.
OR1
wait, BSET SR1,11-,wait
MV) -
MVI
ST (GP0.001,GP7
hill ICR,ICR,11---
ORI ICR,ICP.,* ---
MVI
REST, GPO
OPT
0112,002.111
IMP switch
hill SR1,:301,1
ring: OP! SR2,SR2,1 - --
001ICR,ICR,11----
wait: BSET SP1,11-,wait
AD! SP2,SP2,11
1111 GP0,11
WI GP7,11---
ST (61'04101,007
;the specified location along with
;other information.
;initialization sequence
;addresses for routing table are not known.
; moved here ..
;acts as delayed slot ireqd. for loop)
;release the bus.
;reset the PG1 interrupt service flag.
;initialization done.
;moved.. enable interrupts.
;wait for the bus.
check if priority =0 =v go to zero.
set the resgister window.
;set the other window.
;control information.
;priority
;BDRN
depending on the priority and BORN make
;routing decision.
;next 2 insts. moved.-- destination
release the bus.
LE GP7 =1 else GP7
;Broadcast transmission.
; address for decision table.
command word.
get the information regarding the
;destination address.
;load the status.
the destination is busy.
check for failed count.
;The routing had been unsuccessful to this
;destination.
to indicate the Flood routing.
send BREQ
wait until bus is granted.
;moved .. status to indicate flood routing.
;overwrite status Info. from HSI.
:indicate the type to TR.
release the bus.
;send interrupt to Token Ring.
status to be written in the decision table.
;to indicate 1 am busy.
incrementI 11,1 0) 1111,1,111VI
;moved ..reset Tx as being serviced.
;to indicate the Broadcast Transmission.
;send BREQ
wait until bus is granted.
;increment the number of ongoing communicat ions
;overwrite status info. from HSI,
status to Indicate broadcast transmission.
;indicate the type to TP.ANT
ICR.ICR,*----
MV DEST,GP5
JMP switch
OR1 SR1,SR1,1 - - --
error:MVI
MVI
ST 1GP04.101,GP1
MVI
GP3,0----
ST (GP14401,GPO
ST (GP14111,GP2
ST [GP1.1121,GP3
JMP switch
ORI
; release the bus.
reset TX being serviced.
send interrupt to Token Ring.
:moved ...indicate i am busy.
error code.
address in shared memory.
address for DMAC
length
command word
moved..send DREQ and general purpose
interrupt to host.
I" routine to switch the register bankat the end of interrupt routine.
This should he done in hardware. /
switch: SHR
; move pending ints. to LSBs.
BEQZ GP1,watloop
NOP
NOP
BRSET ICR,11-,P0
;if my priority.° go to PO. SHP GPO,ICR,11-
;move priority of ints. to LOPS. AND GPO,GP1,GPO
;if the priority of pending routineis zero BNEZ GPO,return
;goto PO.
NOP
NOP
PO: ORI SR1,SR1,11 ;set register window JMP return
watloop:ORI 5111,SR1,11
;No pending interrupts. return to wait loop. return: RFT
1. On reception of Tx Interrupt
BRSET 1011,11 ,zero
ORI
NOP
JMP ahead
NOP
zero: OBI SRI,SR1,11----
ORI
wait: SOFT 551.11-,wait
NOP
NOP
ahead:MVI GP1,11--
MVI GPO,.
MVI GP2,*---
MVI GPLI
ST (GP14110),GPO
ST (GP1411),GP2
ST (GP1.11ZI,GPI
ANI IC11.1cR,0-
ORI ICR,ICR,,---
JMP switch
tloP
from the host. */
check if priority .0 =c go tozero.
set the register window.
;set the other window.
send BPEQ
;wait until bus is granted.
get the message header from the hostmemory,
;address for DMAC.
set address.
set length.
:command word.
;release the bus.
moved ..send DREQ.
set the register window.
/ On reception of interrupt from eitherToken Ping or rata Link /
This indicates either the updateor error condition. /
BRSET ICR,0-,Zero ; check if priority go to zero. OR1 SP1.SP1,1
;set the resgister window.
NOP
. ahead
110?
zero: ORI
BSET S111,11-,updtct
NOP
NOP
ahead:MVI GPO,* - --
LDI GP2, IGPO)
LDI GP3,1GPOI
LDI GP4, [GPO)
LDI GP5,EGP01
ANI ICR,ICR,*----
BORT GP2,11-,control
BSET GP2,0-,dack
BORT GP2,11-,LMinfo
NOP
NOP
STEQ GP6,GP3,SADD
BNEZ GP6,updts
NOP
STEQ GP6,GP4,SADD
BNEZ GP6,updts
MV GP3,GP4
NOP
JMP toloop
SRI SR2,SR2,111
updts:MVI
GP6,11--
ST (GP14-10I,GP6
ST (GP1011),GP4
LD GP7,(GP14021
SUR GP6,GP7,11-
SRI GP6,GP6.111
SEM GP6,GP6,*-
ORI GP7,GP7,GP6
ANI GI7,GP7,*----
MVI 016,1--- -
ST (GP141101,GP6
ST IGP1.011,Gf3
ST IGP1.112),0P7
SRI SR2,SR2.111
ORI
waft: BSET SP1,t-,wait
MV1 GP1,1---
MVI
ST (GP0 1101,GP1
MVI
MVI
MVI GP3,I----
ST IGP1400I,GPO
ST IGP1.111,GP2
ST (GP1.02),GP3
JMP toloop
OR1 1CR,ICR,1 - - --
ccntrol:STEQ G06,GP3,SADD
BNEZ GPk,set
MCd,
STEQ GP6,GP4,SADD
BEQZ GP6,contl
Nor
;set the other window.
send BREQ
wait until the bus is free.
shared memory address for update.
the type of update.
1the source
;and the destination.
;Type of Transmission
;release the bus.
Is it a control message (CACK)
;or DACK
;or Learning mode routing info.
error routinecheck if this is source.
or destination.
Fall through for an intermediatenode.
;move destination so as to use sameroutine.
(updts). MOVED ahead.
reduce the number of ongoingcommunications. (MOVED).
CAM address for decision table.
;command word.
indicate that the routing to thedestination node has failed.
;reduce the FM count In the decisiontahle.
failed count In LSB.
remove the busy flag.
command word.
reduce the ;umber of ongoingcommunications.
send BRE()
;wait until bus in wanted.
error code.
;address in shared memory.
address for DMAC
;length
command word.
;moved.. send PREQ and generalpurpose int.
;AM I
am 1destination?
If not destination, go to contl.set: ORI S/11,SR1,11---- ;set'I am busy. ST (GP1.10),GP2 ,
JMP cont2 : MV GP2,TABLE The next available address where routing contl:MVI GP1,11---- ;CAM address for decision table. MV 016,010 ;info. can be stored.
MVI GP6,1 ---- ;command word. MV GP7,GP5 : ANI G05,GP5,11---- :remove the busy flag. morechk:LDI 001,(000.10) :Intermediate address will be somewhere in ST (GP1.001,GP6 : write info. for both s & d at intermediate STEQ GP1,GP1,SADD ;between the list. Routing info. to two nodes ST IGPI,O1),GP4 ;node. BNEZ GP1,addl ;(source and dest.) is therefore available for ST IGP14121,GP5 ; NOP ;an intermediate node. cont2:MVI 006,11 ; command word. NOP
;
ANI GP5,GP5,11----- ;remove the busy flag. SRI GP5,GP5,111 ;go throught the whole information to find ST IGp1,1101,GP6 ;and only for source at destination. BNEZ GP5,morechk ;the routing information. ST (GP1,111),GP3 ; ADI GPO,GP0,111 ;MOVED..
ST (GP1.1121,GP5
ORI ICR,ICR,I1----
;
;send BREQ
NOP
JMP dock
,
; toloop:BSET SR1,11-,toloop ;look for more updates. NOP . NOP
NOP
. addl: MV GP6,GPO
cunt: LDI GPI, IGP04-110)
;
;First match has occured. Copy upto the first LDI GP6,IGP0) ST [GP241101,GP1 ;match. Then store the address in memory for MVI GP7,1Iffffh ;if the next address has Oxffff there are SBI GP7,GP7,11 ;DL. and then continue with second add. STEQ GP7,GP6,GP7
BNEZ GP7,updtct
;no more entries. STEQ GP1,GP5,GP7
BNEZ GP1,cont
,
NOP SBI GPO,GP0,111 ;MOVED. NOP API GP2,GP2,01 ;MOVED.
,IMP switch ;switch the register bank. MV GP0,GP6
NOP SBI GPO,GP0,112
clack: STEQ GP6,GP4,SADD ;check for destination. LD IGP010),GP6 ; one address to the node. BNEZ GP6,dackd MVI GP1,11---- ;add. in shared memory for DL. STEQ GP6,GPI,SADD ;check for source. ST GP6, (001.101 ; NOP ADD GPO,GP0,12 ;
BNEZ GP6,dacks ; LI)IGP041101,GP6 ;other address to the node. MVI GPI,1---- CAM address for decision table. MVI GP1,1---- ;add. in shared memory for DL. MVI GP6,0--- ; command word. ST GP6,IGP1.1101
ANI GP5,GP5,11-----
ST IGP1.110),GP6
;remove the busy flag.
; write info. for both s & d at intermediate
MV GP6,GP2
contl:LDI 011,(000,110)
ST (001.111.004 ;destination. ST 1002.101,001 ;
ST IGP1,02),GP5 SBI GP7,GP7,01 ;
ST IGP1,101,GP6 ;and source. BEQZ GP7,contl
ST IGP1.011,GP3
JMP toloop
, ADI GP0,GP0,01
ADI GP2,GP2,111
;MOVED.
;MOVED.
ST [GP1012),GP5 ;moved... ANI ICR,ICR,11---- ;release the bus.
clacks:MV1 GP1,1 ;CAM address for decision table. ORI ICR,ICR,0---- ;send interrupt to DL.
MVI 016,0--- ;command word. MVI 011,1 ;CAM address for routing table.
ANI 005,005,11---- ;data to be written .. remove the busy flag MVI GP5,0---- ;command word
ST IGP1400),GP6 ;for destination. MVI GP0,0--- ,address for decision table.
ST [GP1,01),GP4 MVI GP7,1---- ;command word.
JMP toloop ST IGP1410),GP5
ST IGP1.112),Gp5 ;moved... ST IGP14111,GP1
dackd:MVI GP1,1----- ;CAM address for decision table. ST [GP1,021,GP2
MVI 016,0---- ;command word. KVI GP2,1-- -
;indicate that the routing info. is learned_
ANI 005,0P5,0---- ;data to be written remove the busy flag ST (GP0,101,GP7 ;to the decision table for source.
ST IGP1.101,GP6 ;for source. ST (0P0411),GP3 ;
ST (GP1.11],GP3 . ST (GP0,112),GP2 ;
JMP toloop ; ST IGP110),GP5 ;to the routing table for dent.
ST [GP1402),GP5 ; moved... ST IGP1.111),0P4
LMinfo:STEQ GP6,GP3,SADD ;source. ST IGP1.112),G16
BNEZ srccal ; ST I0P0,10),Gp7 to the decision table for dent.
MOP ST IGP0,1111,GP4
STEQ G16,GP4,SADD ;destination. JMP deck ;
BITES destcal
NOP
ST EGP0.12I,0P2
srccal: ORI ICR,ICR,11----
;moved.
,send BREQ
OBI ICR,ICR,11---- ,send BREQ wait: BSET SP1,0-,wait ;wait for the bus.
wait: BSET SRI,1-,wait ;wait for the bus. MVI 001,0---- ;address where status info. for DL is stored. MVI 011,0---- ;address where status info. for DL is stored. MVI GP2,1---- ;status info.
vm 012,0---- ;status into. ST IGP1.00),GP2 ; .oNMV GP2,TABLE
ADD GPO, GPO,GP5
LD GP3,(GP0.101
ST [GP11111,GP3
MV GP7,GP5
savemre:LD GP3,IGP0+1101
ST (GP2.01101,GP3
SBI GP5,GP5,11
ADI GP2,GP2,111.
SBI GPO,GP0,11
BNEZ GP5,savemre
MVI GP1,1----
NOP
ANI ICR,ICP,0----
ORI ICR,ICR,1
MVI GP5,1
ST (GP1+00),GP5
ST (GP1.1111,GP4
IMP dackd
ST (GP1 021,TABLE
MV TABLE,GPT
destcal:ORI ICR,ICP,1----
wait: BSET SR1,1-,wait
MVI
GP2,1 -
ST IGP1.1101,GP2
MV GP2,TABLE
LD GP3,1GP0.1111
ST IGPli011,GP1
MV GP7,GP5
savemre:LD GP4,(GP0.101
ST IGP24110),GP4
SRI GP5,GP5,111
API GP2,GP2,11
ADI GPO,GP0,01
BNEZ GP5,savertire
MVI GPI,*
NOP
ANI ICRACR,0
OPT ICR,ICR,0
MV1 GP5,1--
ST (GP1.00],GP5
ST (GP1oOli,GP3
ST lGP14121,TABLE
JMP clacks
ADD TABLE,TABLE,GP7
/ this routine is a waiting loo
and initializes Fixed Boutin
pgwait: BSET SP2,11-,pgwalt
NOP
NOP
ORI
again:BSET SP1,11,startLII
BSET SP1,1-,startFR
MV GPO,LDC
1)01'
ADI LDC,LDC,111
LD GP1,1GP0.101
MVI
GP3,11--
ST (GP2.001,GP3
ST (GP2.011,GP1
ID CP4,(GP2.021
add. where routing table to be stored.
Add length and go to the end of table.
the address of the node next to source.
stare it for DL.
load the address of the node.
store it at new place.
reduce the length
CAM address for rooting table.
release the bus.
send interrupt to DL.
command word.
moved...
new address.
send BREQ
wait for the bus
address where status info. for DL is stored.
status info.
add. where routing table to be stored.
the address of the node next to source.
store itfor DI.
load the address of the node.
store it at new place.
reduce the length
CAM address for routing table.
release the bus.
send interrupt to DL.
command word.
Imoved...
:new address.
p. While waiting it does the book-keeping
g or Learning Mode routing. .1
check if initialization is done.
set the register window.
start Learning mode if its pending.
start Fault routing if its pending.
get the last address checked.
increment the address.
get the destination address.
address of CAM.
command word;
BSET GP4,1-,initdn
ANI GP5,GP4,1----
NOP
BNEZ GP5,1m
NOP
NOP
JMP again
initdn: ANI GP5,GP4,11----
BOEZ GP5,fr
NOP
NOP
JMP again
lm: MV LMPD,GP1
BSET GP4,1-,putpend
MVI GP3,1----
MET SR1,11-,putpend
ANI GP6,S142,0----
BNEZ GP6,putpend
NOP
NOP
startIM:ORI SR1,SR1,0----
ORI
wait: 13SET SR1,11-,wait
MVI GP2,0----
MVI GP3,0
MVI GP4,1----
ST IGP2.1101,LMPD
ST [GP2.111,GP3
ST IGP20121,GP4
ANI SR1,SR1,1----
ORI ICR,ICR,1----
MVI GP2,1----
MVI
ST (GP2.001,GP3
ST IGP2.1111,LMFD
LD GP4,1GP2#112.1
SHP GP5,GP4,11-
SRI GP5,GP5,111
SHL GP5,GP5,11-
ANI GP4,CP4,1 - - --
ORI GP4,GP4,GP5
ANI GF4,GP4,11 -.-
MVI GP3,1--
ST IGP21110),GP3
ST IGP24111,LMPD
ST IGP20121,GP4
JMP again
ANI
SPI,SP1,1 --
JMP again
NOP
fr: MV FRPD,GP9
BSET SR1,11-,putpnd2
MVI
ST (GP24101,GP3
ST IGP20111,GP1
ST fGP2o121,GP4
BSET GP4,1-,putpnd2
AN/ GP6,SR2,1----
BNEZ GP6,putpnd2
NOP
NOP
startFiliORI
GP2,1----
: check ifthe learning count . 0;
check if the failed count = 0;
;destination busy.
;source busy.
;determine the ongoing comets.
;If there is no load on the network...
;indicate learning mode routing as serviced.
send BREQ
;shared memory address.
status
;length
;Destination.
;send interrupt to TR
address of CAM for decision table.
command word;
bring the LM count to LSBs
;make the LM field - 0
;and replace with a new count
;et it to busy.
crmmand word;
moved... reset the LM service flag.
;rot learning mode in pending list.
;source busy.
; destination busy.
determine the ongoing comets.
indicate flood routing is being serviced.
;address in CAM for routing table.MVI ; command
ORI
;send BREQ wait; BSET sal,*-.wait
MVI ; shared memory address.
MVI GPI,4---- ; status
MVI GP4,0----
;length
ST [GP2.10),FRPD
ST (GP241111GP3
r
ST (GP2.112),GP4
ST IGP24413),GP1
;routing info. address in sharedmemory. ANI SRISR1,11----
ORI
;send Interrupt to TA
;address of CAM for decision table. MVI
;command word;
ST IGP2.101,GP3
ST IGP2+111),FRPD
LD GP4,(GP20121
SHR GP5,GP4,f- ; bring the FR count to LSRs
SBI GP5,111
SHL GPS,GP5,1-
ANI ; make the FR field =0 OR GP4,GP4,GPS
;and replace it with a new count. ANI
;set it to busy.
MVI GP3,0----
;command word;
ST (GP244101,GPI
ST (GP20111,FRPD
ST IGP2 1121,GP4
.IMP again
ANI ICR.ICR,11---- ; moved... reset the FR service flag. putpnd2tORI
;put fixed mode mode in pending list. JMP again
SOP
/. end od protocol implementation for dataprocessor/
TOKEN RING INTERFACE
/ This is the sample implementation
of the protocol functions carriedout in the token ring interface. The codeis not complete or error free.It is not executed on any particularprocessor.
However it has helped in determiningthe register and instruction
requirements. This exercise will alsoallow us to estimate the performance.
The control hazards that occur in
pipeline architecture are takencare of. (MOVED in comments indicates that
an instruction is rescheduled to avoid control hazard.
/ The code indicates the register
required for each function. Theexact bit position is postponed until finalimplementation. 1
/ At PG2 interrupt--- Initialization
routine. 1
OR/ CR,t----
wait; BSET SRI,! -,wait
MVI
GPO,O----
MVI GP2,t
MVI
ST (GP11.00),CP0
ST (GP1.011,GP2
ST )GP1(112),Gp3
ORI CR,11----
waitTC; BSET SR1,11-,WaltTC
NOP
NOP
LDI INTDP,IGPO)
LDI INTDL,(C,P0)
LDI INTTHT,IGPO)
LDI INTTNT,(GPO)
LDI INTMSG,(GPO)
IDI THT,(GPOI
LD1 TNT,IGPO)
LDI SADDAGPOI
LDI SDEL,IGPOI
LDI EDEL,IGPO)
LDI LAID, GPOI
ANI CR,I----
ORI
RET
ORI
I. On Interrupt from Data
BESET 1C11.41-.zero
NOP
NOP
JHP ahead
ORISRI,!---
zero; ORI SR1,1----
ahead:ORI
wait: BSET SR1,0-,wait
MVI GP0,1----
NOP
LDI GP1,IGPOI
LDI DADD,IGP01
LDI LENGTHAGPOI
LDI PRIO,IGPOI
AN1 CR,I----
Isend BREQ
check if the local bus is held byother proc.
address for DMAC
set address.
set length (known).
command word
store the address and length in
;DMAC (host system interface) registers.
;send DREQ,
wait for TC.
Interrupt vectors...
From Data Link Interface.
From token holding timer.
From no token timer.
Interrupt due to either C/D message.
token holding value.
no token, hence generate value.
source address.
starting delimier...
ending delimiter..
last address used to store routing info.
release the bus.
Initialization done.
Interrupt enable. (MOVED)
Processor /
check if priority =0 => go to zero.
:set the register window. (MOVED)
set the other window.
send BREQ.
wait for the tree bus.
address of the shared memory.
;load the status.
destination.
length of the message.
Priority.
;release the bus.
I. The interrupt from the dataprocessor can be due to... / BSET
;flood routing transmission. BSET CP1,11-,1mTX
;learning mode routing.
BSET GP1,11-,ft.TX
;fault routing. NOP
NOP
/ Broadcast transmission....1
ORI CR,O----
brdTx:BSET S111,11-,brdTx
MVI GP1,0----
MVI
GPl,0----
ST (GP1(110),GPO
ST IGPIrt11,LENGTH
ST (GP11121,GP)
ORI CR,t----
MVI
MVI FC,0----
MVI FS,t----
ORI
SPC,1----
ORI DEST,I
waitTr; BRSET SR1,11-,waitTC
HOP
NOP
ANI CR,11----
waltMsg:1311SET SPC,11-,waitMsg
NOP
NOP
waltS11; BRSET DEST,!-,waitSo
MVI AC,0----
NOP
OPI
waltED: BRSET DEST,I-,waitED
MVI CP0,0----
NOP
ANI
AND CPO,FS,GPO
BVEZ GPO,noerr
NOP
MVI GPI,!
JMP wait
11,P
NOP
floor,MV1 CP1,1--
ORI CR,I-
wait, heET SR1,4 ,wait
NOP
MVI GPO,! - -._
ST IGPOr101,DADD
ANI CR,t---
JMP setwind
OPT -
I. flood routing initiation at
ft-TX; MVI AC,t---
ORI S112,11 -
cont: ORI SRC,!--- -
MVI
MVI FS,1 - - --
ORI
CP0,I
:send BREQ.
add. of DMAC.
add. of FIFO.
command word.
Load the address and length inDMAC reg.
send DREQ.
load access control info.
frame control. (MOVED)
frame status. (MOVED)
start Tx.
indicate source as busy.
;don't forward the message.
wait for TC.
release the bus.
wait for the whole message to betransmitted.
Iwait fot Starting delimiter toreturn.
free token, AC frame.
release token.
wait for Ending delimiter toreturn.
enable forwarding of message.
check for error In the receivedframe.
Indicate an error.
status indicating no error.
send ARK).
pans on the status to DP.Mo need totransmit. destination.
;release the bus.
set the register window.
send interrupt to DP. (MOVED)
loUrce... /
load access control info.
type of N.
;indicate the source as busy.
1frame control. (MOVED)
frame status.(MOVED)
start Tx.
;Don't forward the message.
;Address in Shared Memory.waittD: BASET DEST,1-,waltED
; wait for Ending delimiter toreturn.
BRSET ICR,k-,zero
; check If priority .0 ,..go to zero.
MVI GPI,*
;set mask. (MOVED)
NOP
AND GP1,SR1,GP1
;set the type of Ti. (MOVED)
ORI SR1,11----
:set the register window.
BSET FS,11-,destbsy
JMP ahead
;
NOP
NOP
NOP
zero: ORI 501,11----
;set the other window.
ORI CR,1
7 send BREQ.
intmsg: BRSET DEST,11-,cnt1Rx
:If control messagego to cnt1Rx.
wait: BSET SR1,11-,wait
watEDEL:BPSET DEST,11-,watEDEL
;else its a data message
due to broadcast Tx.
NOP
NOP
; wait for EDEL of the datamessage.
NOP
NOP
ST IGP0.00),GP1
Isend the type of Tx.
BRSET DEST,1-,noerr
7is there any error 7
ST IGPO.01),DADD
;
NOP
ST IGP04021,LENGTH
.
NOP
ahead:ORI 1011,11----
; Send interrupt to Data Link.
JMP setwind
;return.
JMP setwind
;set the register bank.
ORI CR,1
;reset FIFO. (MOVED)
ANI DEST,11----
: disable forwarding of message.(MOVED)
1. Its the data message
due to broadcast transmission.
Already checked for error. */
/. if tne destination is
busy...!
neer,ORI ICR,11----
; enable interrupts.
destBSY:BSET SR1,1-,1013SY
;The destination node isbusy. Postpone the
RFIFO GP4 ; The MAC control frames
are read into registers
BSET SR1,11-,ftBSY
;transmission.
RFIFO GP5
.
MVI AC,*----
;free token AC frame.
REIE0 DADD
;
NOP
SBI PLENGTP,15
: The data message length.
ORI SRC,11----
7release token.
Oil 011,11---- ; send BRE°.
RV BUSYDST,DADD
,
Wait: BSET SR1,11-,wait
; wait for the bus.
JMP setwind
,
MVI GP6,11----
; address of DMAC.
ORI SR2,1
;indicate in SP2 that destinationis busy.(M)
MVI GP4,11----
; address of FIFO.
imBSY:MVI GP1,*----
; indicate DP about busy destination.
waitTC: BRSET S111,11-,waitTC
; wait for TC.
JMP ahead
ST IGP5.10),GP6
;(MOVED)
NOP
ST IGP5a111,11LENGTH
; the size of data in FIFO.
(MOVED)
ftBSY:MVI GP1,*----
ANI CR,t----
;release the bus.
ahead:ORI CR,*----
11E1E0 GP4
BSET SR1,11.-,wait
JMP setwind
;set the register bank.
MVI GP0,11----
RFIFO GP4
;CRC. (MOVED)
rsur
ST IGP0)00),GPI
/. The message received is
a control message ./
JMP setwind
cnt1Rxt RFIFO GP2
; control info.
ORI ICR,k----
;send interrupt to DP. (MOVED)
RFIFO GP3
;destination. RFIFO GP4
;source.
7. Learning mode routingInitiation at source...1
BSET GP2,11-..prfr
:flood routing.- path request.
1mTX: MVI AC,11----
:load access control info.
BSET GP2,11-.DriA)
;learning mode rooting. path request.
JMP coot
;the routine is same as floddrouting.
BSET GP2,1 ,prft
;fault routing. path request.
0111 SR2,*----
;type of Tx. (MOVED)
BSET GP2,1-,pgir
;flood routing path grant. BSET GP2,*-,Pelm
:learning modepath grant.
l. Fault muting initiation atsource .../
BSET GP2,1-,pgft
:fault routingpath grant.
ftTX: MVI AC,*
: load access control info.
RgET GP2,1 ,Dtls
;flood routing - poth release.
ORI CR,*
: send PREQ.
NOP
Wait:MET SR1,1-,watt
:flood routing reads the routinginfo.
tIOP
MV GPO,LENGTH
;from the shared memory andwrites it
/. This is the path request
message for the flood routing.
Its 1,-,Imed at
NOP
;into the transmit FIFO.
destination and intermediate
nodes. ./
LDI GP3,1gPOI
DU., STEQ GP/,GPI,SADD
7check for destination.
WFIFO GPI
RfQ7. GP7,cent
moredta,BNEZ GP2,frd
MOP
NOP
NOP
NOP
MV BUSYDST,DAPD
WFIE0 GPI
ORI SR2,1----
;indicate in SR2 that destination
is hurry.
LDI GP1,1GPS3
cont: ORI CR,I1----
;send BRE?.
STEQ GPI,DADD,GP1
Walt: PIET SR1,k-,wait
;wait for the bus.
BEDS GP2, moredt,
MV CSRC,GP4
:
NOP
MV CDEST,GP3
fPJP
1101 GP011----
;load the status for theuse by data link
trti, JMP cont
: The remaining routine remainsthe same as
ST (GP010),GP2
;and data processor.
NOP
;flood routing.
ST (GP0411),GP3
..0
ST (GP04121,GP4
ON
I. on interrupt due to message
received IREIFO not empty)../
AMI CR,* ---
;release the bus.ORI
;send interrupt to DL. STEQ GP7,GP3,5ADD
BEQZ GP7,cont2
NOP
NOP
ORI ICR,1----
send interrupt to DP. cont2:JMP setwind
NOP
/ This is the path request
message for the fault routing. Thisincludes the list of the nodes which willbe in the path. / prft1 STEQ GPO,GPl,SADD
check if the control mog. isfor destination. BEQZ GPO,contft
MVI GP1,11
NOP
MV DADD,GP4
ORI 550,1--
NV BUSYDST,DADD
ORI
;indicate in SR2 that destinationis busy. RFIFO GP5
JMP ahead
MV GP6,GP5
contftMVI
CSRC,CP4
MV CDEST,GPI
contnxt:RFIFO GP5
STEQ GP7,GP5,SADD
BEQZ GP7,next
NOP
NOP
BRSET SR2,11-,cont
NOP
MV GP6,GP4
JMP ahead
NOP
cont: RFIFO GP6
JMP ahead
NOP
next: BSET SR2,l- ,nopath
NOP
NOP
51110 GP6
STEQ Gp7,Gp6,SAPD
BEQZ GC7,check
MV GP5,GP6
NOP
BRSET SR2,0.,cont2
MV GP6,GP4
NOP
JMP ahead
NOP
cont2:RFIFO GP6
JMP ahead
NOP
check:BSET SR2,1-,nopath
NOP
NOP
JMP contnxt.
NOV
ORI
ahead:RSET SR1,11-,ahead
MV1 010,1--
Nor
ST IGP04001,GP1
ST (GP0411),SADD
;destination for fault routing.)MOVED)
if no, get the next word.
check if this belongs tointermediate node.
if yes, get the immediateaddresses for
;data and control messages. Allthe time
checking that the FIFO is notempty. Two
words are stored at any timeas the words
(addresses)on either side of the nodeare rqd.
FIFO empty.
chock if FIFO is empty.
;send BREQ.
:If the node is in the path,Indicate to the
:data link Interface.
nopath:
wait:
ST (GP0021,DADD
ST (GP0431,GP5
ST (GP0/041,GP6
ANI
CR,0----
BSET SR1,0-,wait
MVI GPO,)---
NOP
ST (GP0010),GP1
ST (GP00111,GP2
ST [GP00121,GP3
ANI CR,1----
JMP setwind
OR1
;release the bus.
1interrupt to data link interface.
send BREQ.
release the bus.
;Interrupt to DP interface.(MOVED)
/ This is the path grant
or path-setup for flood routingwhich is received at source node and intermediatenodes. pgfr: STEQ GP7,GPI,SADD
WAEZ GP7,r1stkn
NOP
NOP
/. at Intermediate node.../
ORI
; send BREQ. wait: BSET SR1,11-,wait
MVI GP0,0----
NOP
ST [GP01101,GP2
ST (GP0.1111,GP3
ST (GP0.112),GP4
ANI
;release the bus. JMP chkbsy
ORI ICR,) ----
;send interrupt to DP. (MOVED) / at source node... /
rIstkn: MVI AC,O----
;free token, AC frame. OOP
OR! SRC,) ----
;release token. BSET GP2,1-,prls
;if its fault routing service MOP
NOP
OR!
;send BREQ. wait: BSET SR1,0-,wait
MV1
NOP
ST IGP01101,GP2
ST iGPO#111,GP3
ST 1GP0.1121,GP4
AWL
ICR,O----
JMP setwind
NOP
/ this is the message received
end of current transmission.
prls: OPT CR,O---.
wait: BSET 511,11-,wait
MVI GP0,1----
NOP
ST IGP04001,GP2
ST IGP0,1111,GP)
ST IGP0.121,GP0
ANI C5,1----
DPI 10R,1 ----
chkhsSTEQ GP7,GP2,BUSYDST
release the bus.
;send interrupt to DP.(MOVED)
at source or intermediate node.This indicates
7send BPEQ.
release the bus.
send interrupt to DP.BEQZ GP7,search
ST {GP04110),GP2
;MOVED.
MOP
NOP
;
NOP
;
JMP setwind JMP ahead
;
ANI CR,11----
;MOVED.
AN1 SR1,0----- ; busy destination. (MOVED)
search: STEQ GP7,GP3,BUSYDST
;
/' Interrupt from Data Link.... CACI,. or DAM
BEQZ GP7,ahead
;
At this point send the path setupor path release message.
NOP
,,,,, NOP
BRSET ICR,0-,zero
;check if priority =0 .> go tozero.
ahead:JMP setwind
OPI SR1,11-----
;set the register window.
ANI SR1,11---- ;reset the destination unavailable flag.
(01) NOP
JMP ahead /' routine for the path grant or pathsetup message. This indicates successful
NOP testing. Its routines are same as forflood routing."/
zero: ORI S111,11----
;set the other window.
pgtt:STEQ GP7,GP3,SADD ; check for the source or intermediate node.7 081 CR,11----
;send BREQ.
BNEZ GP7,ristkn
;
wait: BSET SR1,0-,wait NOP
;
MVI GPO,* NOP
;
NOP /' Intermediate node */
LDI GP1,(GPOI backft: CALL prls
:reset the allocated links.
LDI SADD, IGPOI NOP
;
LDI DADD,(GPOI JMP setwind
;
ANI CR,t----
;release the bus.
MOP
1
BSET GP1,11-,dack
NOP /' path request for learning mode.../
NOP prim: STEQ GP7,GP3,SADD
:check for destination or intermediatenode. /' path setup message '1 BEQZ GP7,intlm
BSET GP1,11-,noLM MOP
;
NOP NOP
NOP /' destination node "/
LDI GP2,IGPOI MV BUSYDST,DADD
cont: BEQZ GP2,ahead OR! SR1,11-----
;Indicate destination busy.
NOP OBI CR,I----
;send BREQ.
NOP wait: BSET si11,11.,wait
LDI Cr), (GPO/ MV CSRC,GP4
WEIFO Cr) MV CDEST,GP3
JMP cont. intim:MVI GPO,( ----
;inform the data link interface and data
SC! GP2,01 ST IGP0101,GP2
;processor about the routing.
ahead:ANI CR,1----
rrelease the bus.
ST (GP021111,GP3
;
ORI ICR,11-- send Interrupt to DP.
ST IGPO1121GP4
;
noIM: SUR GP2,SR2,11-
Shifted .. no that can he used inAC flame.
ANI CR,11----
;release the bus.
AN1 GP2,11 ORI ICR,t----
:send interrupt to DL.
MV Ac,GP2 STEQ GP7,GP3,SADD
;
MVI FC,11---- BEQZ GP7,cont2
;
MVI FS,11---- NoP
1
ORI SR0,0--- start TX.
NOP
;
ORI RCV,11---- don't forward the msg.
081 ICR,11---- send interrupt to DP.
waitED: BRSET RCV,11-,waltED cont2:JMP setwind
NOP W,
NA'
AD! RCV,0
enable forwarding of message.
," path grant or path setup message for thelearning mode.. It saves the
JMP setwind routing info. into the memory and indicatesthis add. to the data processor.
/' path release message */ 1
dark: MVI AC,11---- pgim:OR1 CP,I
;send BREQ
Mill FC,11-- MOVED.
wait: BSET SR1.41-,wait
;
MVI FS,t---- I MOVED.
MVI GP0,11-----
,
OR1 SPC,11-- start TX.
MVI GF1,#
;status indicating LM.
ORI RCV,11---- don't forward the msg.
ST (GV04110),GP1
;
waitED: BRSET PCV,t-,waitED ST 1GP0.1111,CSRC
MVI AC,11.--- free token frame.
ST (GP0.1121,CDEST
;
NOP ST IGP0t31,RLNTK
;length of the routing info.
ORI SPC,11---- release token.
API GP0,110000
;
,IMP setwind
; moredta:RFIFO GP2 : store the routing into. into the sharedmem. AMI PCV,t ---
:enable forwarding of message.(MOVED)
BUEZ RINTK,moredta1 Routine which sets upthe proper register window at thetime of
setwind:SHR GP1,SR1,11- ;move pending ints. to LSBs.
BEQZ GP1,watloop
NOP
HOP
BRSET ICR,11-,P0 my priority
NOP
NOP
SHR GPO,/CR,0- :move priority of ints. toLSBs.
AND GPO,GP1,GPO
BNEZ GPO,return
OOP
MOP
P0: ORI SR1,t---- set register window.
RET
NOP
watloop:ORI
return: RET
NOP
/ end of protocol implementation for token ring interface 7
returning.//
DATA LINK INTERFACE
/
I. This is the sample implementation of the protocol functions carried out in
the data link interface. The code is not complete or error free. It Is not
executed on any particular processor.
However it has helped in determining the register and instruction
requirements. This exercise will alllow us to estimate the performance.
The control hazards that occur in pipeline architecture are taken care of.
(MOVED in comments indicates that an instruction is rescheduled to avoid
control hazard.
7 The code indicates the register required for each function. The exact bit
position is postponed until final implementation. /
/ Initialization routine executed at PG3 interrupt. .1
ORI CR,11---- ;send BREQ
wait: BSET SR1,11-,wait ;wait until bus is granted.
MVI GPI, / ;address for DMAC (Host system Interface).
MVI GP0,0---- ;set address.
MVI GP2,0 ;set length (known).
ST IGP14101,GPO ;store the address and length in DMAC
ST IGP1r41I,GP2 ;registers.
L.RI CR,11---- ;send DREQ.
PO. BRSET SRI, / -.P0 ;wait until the TC is received.
NOP
NOP
ORI CR,I---- ;send BREQ
wait; BSET 501,11-,wait ;wait until bus is granted.
NOP
NOP
LD1 INTDP,IGPO) ;Interrupt vectors...
LDI INTTR, (GPO) ;From token ring.
LDI INITM,(GPO) ;From timer.
LDI CACK,(GPO) ;CACK received interrupt vector.
LDI TIMER,IGPOI ;timer register.
LDI SADD,IGPOI ;source address.
LDI DLR,IGPOI ;initialize max. hop count, no. of links and
masks for links.
ID! ICR,(SPO) :Initialize interrupt control registers.
LDI MAXEM,P;POl ;define maximum frame size.
LDI TABLE,IGPOI ;address in memory mapping links to imm. destn.
TNGPO,TABLE
SNP GP1,ULR,11- ;get number of links to LSBs.
MV1 0P2,11fIffh
updt : ST (GP0410),GP2 rIffffh Implies, not initialized yet.
SRI GP1,111
EINEZ GPI,updt ;Repeat this for all links.
API cro,01 MOVED.
MOP
ANI CR,11- ;release the bus.
ORI SR1,11 :initialization done.
RET
ORI 1CR,11---- :Interrupt enable. (MOVED)
The interrupt from Token Ring ./
BRSET ICR,11-,zero ;check if priority =0 => go to zero.
ORI ;set the register window.
HOP
../TIP ahead
NOP
zero: opl SR1,I---- ;set the other window.
OPI CR,11---- ;send BREQ
wait: POET SR1,11-,wait
MVI GP0,I----
NOP
LDI GPI, (GPO)
ANI
POET GP1,11-,startFR
BSET GP1,11-,contTX
BSET GP1,11-,startLM
BSET GP1,11-,LMsrc
BSET GP1,11-,startFT
BSET GP1,11-,FR
BSET GP1,11-,LM
BSET GP1,11-,FT
BSET TEl
NOP
NOP
JMP error
NOP
I. send a setup message on all
startFIR:ORI CR.0----
wait; BSET SR1.11-,wait
ORI SR1,1 - - --
ORI
LDI DADD,IGPOI
LDI LENGTH.(GPO)
ANI
SSTLN
MV RO,AVLN
MV SELDST,AVLN
MV RLENGTH,LENGTM
MVI CINF0,11----
WFIFO
ORI
;wait till the shared bus is free.
load the address to read from in the memory.
get the status.
; The interrupt Is for..
starting flood routing.
sending data message via flood routing.
start learning mode routing.
receive the learned information.
start Fault routing.
Flood routing at intermediate and destination.
LM routing at intermediate and destination.
Fault routing at intermediate and destination.
;Token Ring received path grant message.
else there Is an error.
available links 7
send BREQ
indicate the int. serviced.
and type of Tx.
; destination address.
length.
release the bus.
Set the available links for output.
set selector to destination to receive CACK.
;control info.
Write a sample data in the FIFO.
start Tx and indicate source as busy and net
CCHK bit.
start timer
wait for the data TX to complete.
ORI CR,11----
wait; BRSET SRC,I-,wait
NOP
HOP ;
waitack,BREST DEST,I-,waitack
NOP
NOP
SRLSLN
MVI GP2,11fiffh
KOR GP2,RO,GP2
MV SELDST,GP2
JMP set wind
AN1 CP,11-
I. path grant message is received
Send the data message now. /
contTx: Oft
wait, BSET SR1,11-,wait
MVI GP1,I---
MVI GP0,11----
STLE GP6,PLENGTH,MAKFM
BNEZ GP6,cont
NOP
HOP
MV GP2,MAXEM
JMP ahead
ORB RLENGTH,PLENGTH,MAXEM
cost: MV GP2,RLENGTH
MVI RLENGT14,110000h
ahead:ST PIP141101,GPO
ST 1GP1.011,GP2
wait for CACK from destination.
Release unused links.
invertRO.
reset the destination selector on all
unused links.
reset timer. (MOVED)
on token ring and CACI,. on data links.
send BREQ
DMAC address.
address of FIFO.
If this is the last frame..
goto cont..
else send messae of size .,.MAXEM.
MOVED.OR/ CR.11---- ; send DREQ.
loop: BSET 500,/ -,loop
;wait until FIFO is not empty. NOR
NOP
ORI SRC,0----
;start TX and indicate source as busy. wait: BRSET SRC,/ -,wait ; wait for the transmission to complete.
NOP
NOP
BSET SR1,11-,moredta ;If TC is received....
NOP
NOP
JMP loop
HOP
moredta:BNEZ PLENGTH,contTx
NOP
NOP
ORI SPC,1----
wait: BRSET DEST,11-,wait
MVI SELDST,110
NOP
JMP setwind
;switch the register bank.
SRSTLN
:reset the used links. MOVED.
/. The messages received at intermediateand destination nodes. / FR: ORI
;send BREQ.
wait: BSET SR1,0-,wait
If the RLENGTH <> 0..it indicates that
there is still message required to be
transmitted. Continue to send...
set the DONK bit.
check for DACK.
Reset the destination selector.
ORI
SR1,0----
LD GP1,IGP01
LD GP2,IGP01
Alit CR,11---
STEQ GP3,SADD,GP1
BNEZ GP3,destFR
NOP
NOR
MIN
MV RO,AVLN
STPST
1111T,R0
ORI
wait: POET DEST,11-,wait
110P
110P
SOP RO,AVIN,USLN
STPST gR0,0
MV INIT,R0
wait: BORT VEST,0-.wait
MVPO )201N
NOP
JMP setwind
STPST,BRO,11----
destFR: MV VEST,GP1
SSTLII
MV RO,AVLN
MV SELDST,AVIN
ORI CR,01----
waltdel,BSET DEST,10,waltdel
NOP
NCR
SR LS LN
NOR RO,AVLN,USLN
xOP GP2.R0,11ffffh
MV SELDST,GP2
ANI
set the type of TX.
and int. serviced.
destination.
source.
release the bus.
I am destination.. go to destFR.
switch available links for output.
;load the state =1 and value of the counter.
;for all available links.
;start timer
; wait for SDEL being detected on any one link.
;When the message is received...
set other links to state =2.
wait for EDEL being detected.
the messsage was received on PO..
not the link in state .3.(MOVEDI
net the available links for input.
set selector to destination
start timer
for SDEL being detected.
invert P.O.
reset the destination.
reset timer.
enable EDEL Interrupt.
MVI
ORI SPC,11----
ORI
wait; POET SR1,11-,wait
MVI GPO,,----
MVI GP1,0----
ST IGP04110),GP1
ORI ICR,/--- -
JMP setwind
RFIFO GP2
/ switch register banks.
setwind:SNR GP1,SR1,11-
BEQZ GP1,watloop
NOP
NOP
BRSET ICR,11-,P0
NOP
NOP
SNP GROJC11,11-
AND GPO,GPI,GPO
BNEZ GPO,return
NOP
NOP
PO: ORI S111,1 - - --
RET
NOP
watloop;ORI SR1,11----
return: PET
NOP
/. start learning mode
startIWORI CR,11- --
wait: BORT SRI,/ -,wait
ORI SR2,0
ORI SR1,11----
LDI DADDJGPOI
AN1 CR,1 ---
SOi tN
MV PO,AVLN
01V SELDST,AVLN
MV! CINF0,0---,
0111 SPC,0-
CACK frame.
start TX. send CACK on the linkon chick
message was received.
send BREQ
wait for the bus.
write the control code.
send interrupt to TR.
sample data.. not important. (MOVED)
This routines should be carriedout in hardware 1
move pending rots. to LSBs.
;If there are no pending interrupts.
my priority.0 jump to PO.
routing at
ORI C0,0
watcack,BPSET 1rEST,11,,watcack
NOP
POP
SRSTLN
MVI SELDST,00000h
AN1
ENCODP,USLO
JMP setwind
move priority of ints. to LSBs.
If the pending Interrupt has priority.°goto PO.
net register window
switch the register bank for waitloop.
source ./
send BRE()
wait until the bus is free.
set the type of TX.
and int. serviced.
destination address.
release the bus.
set up links for output.
set selectorto destination
start IX and indicate source as bust andnot
OCNK bit.
start timer
;wait until CACK is received.
reset links.
reset selector to destination.
reset timer.
save the used link for later updat ion.
E110 UPIT
;encode 16-A(MOVED). The link will
have to be update when it receives info.
from token ring.
I. This is From token ring tosource.. indicating it to update the tables
with the information learned during
learning mode routing for the links. ./ LMsrc:ORI ; send BRED-.
wait: POET SP1,11-,wait
;wait until the bus is released.
MVI GP0,0----
LDI GPI.V1P01 ; the node address froM which msgwas received. MV1 GP2,1t----AND GP2,UPDT,GP2 mask the MSBs.
ADI GP0,111 MV DECODE,GP2
cont: ANI CR,t---- : 1=Se release bus. DEC GP4 ;decode4.->16
ORI ICP,0----
;send interrupt to TR. MV GPO,TABLE ;add. in shared memory where the link address
MVI CINF0,11---- ;control for CALK. is stored.
ORI SPC,11----
MV ENCODE,USLN the table.
SHR GP1,DLR,4- ;get the number of links. tistpdaratteTitch.
SBB GF4,GP3,GP4 ;its stored with highest link first...
ENC GP2
:
14V GPO,TABLE
ADD GPO,GPO.GP4 ;
JMP setwind
SHR GP3,DLP,11-
SBB GP2,GP3.GP2
ST (GP00101,GP1 ;store the address at the link. (MOVED).
/. at the intermediate and destination nodes when thetoken ring receives path ADD GPO,GPO,GP2
C11,11----
;
ORI
request message. ./
;send BREQ LM, ORI CR,4---- ;send BREQ
wait: BSET SR1,11-,wait wait; BSET SR1,11-,wait
NOP
; ORI SR2,11----
;set the type of Tx.
NOP ORI SR1,0---- ;and int. serviced.
ST (GP0.1101,GP7 LDI GP1,(GP0I ;destination.
JMP setwind LDI GP2,(GPOJ : source
STEQ GP3,SADD,GP1 ;check for destination. AN1 CR,0---- MOVED. ;
BNE2 GP),destLM ;
1. fault routing initiation at source node. ./ NOP
;
startFT:ORI CR,0----
;send BREQ NOP
;
wait: BSET SR1,11-,wait ANI CR,*---- : release the bus.
ORI SR2,0----
;set the type of Tx. STLN
;set links.
ORI SR1,4----
;and int. serviced. MV RO,AVLN
:find available links and
; destination address. STRST OR0,11---- :set them in state . 5. LDI DADD,[GP01
LDI GPI, (GPO'
;immediate adds. for message. welt: POET DEST,l -,wait ;wait for SDEL being detected on any one link. SHR GP1,DLR,11-
;get the number of links. MV INIT,R0
;MOVED.
:1X,TABLE-
;mask the MSBs. NOP : Once the message is received ..
;address where the links corres. to adds. are XOR RO,AVLN,USLN ; determine unused links and
stored. STRST (400,11----
;set those links to state = 2. find: LDI GP4,1GPO1
;get the first address. JMPsetwind
;
STEQ GP5,GP4,GP1 ; compare the addresses. MVINIT,R0
;MOVED.
EINEZ GP5,found ;It is required to find the link which 0 at the destination
NOP : corresponds to the given address. destLM: AMI CR,* -- ;release the bus.
NOP
;Search for it in the table. SSTIA4
;set the links for input.
SRI GP1,110001h
;decrement the count. waitDEL;BRSET REST, /-,waltDEL: wait for SVEL being detected on any one link. SUEZ GPl,find MV RO,AVLN
NOP
;
;MOVED.
MV SELDST,AVLN ; MOVED.
NOP ANI CR,O----
;reset timer. found:MV DECODE,GP3 XOR PO,AVLN,USLN
:
SPISLN PRO DEC
,check if the found link is busy. MVGPI,LNTIMR :length received.
WW2 GP5,1inkbsy MVI GP0,4----
;address in shared memory where data is to be wr stored.
110
;set the link.
ORI CR,0---- ,send PREQ
wait: BSET SR1,4-,wait ;
MV RO,AVIN
MV USIN,AVLN
MVI GP2, A-
;control info.
; NOP ;The information learned during learning mode LUSWR ORO
;load switch register. ST IGP0.40),GP2 ;routing is available in receive FIFO.
:Send the message on the set link. MVI CINFO,4 ST IGP04411,SADD ;Move them to the sharedmemoryat the ORI SPc,0----
, ST (GP0,42),DADD
;address specified by GPO.
; Sr IGP04411,GP1
waitackZ1Sr7DILT,O-,waitack ;and wait for CALK. ADD GP0,04
NOP
; RFIFO GP2
; MV GP7,GP2
;save it as an immediate add. to destination.
:Reset the link, once t.h,,m.snAqeis
NOP
ST [GP04110),GP2 ;This will be useful to update link info. '1=LDST,0000oh :received. BEGP1,cont
JMP setwind
; OBI GP1.111 ; MOVED.
ANI CP,0----
o--
ADI GP0,01
linkbsy:OP1 CR,4---- moredta:RFIE0 GP2
; MOVED.
wait: BSET SR1,11-,walt
:
MOVED.
; ST (GP04110),GP2
MVI GP0,0----
;shared memory address for 71I. t,J
BNEZ GrImoredta
;control info. SRI GP1,111 MVI GP1,11----
ST (GP0.110),CP1
;MOVED.ST [GP0.11),DEST
ST IGP0142),SADD
ORI ICR,4---- ; send interruptto TR. JMP setwind
ANI
;release the bus. MOVED. 1. Fault routing at intermediate
and destination nodes./ FT: ORI ; send BREQ wait: BSET SR1,11-,wait
ORI SR2,11--
;set the type of TX. ORI ; and int. serviced.
LDI DADD,(GPOI
destination address. STEQ GP1,SAVD,DADD
BNEZ GP1,destFT
NOP
NOP
LDI GP1,1GPOI
LDI GP2,IGPOI
SHR GP3,DLR,1-
ANI
GP7,10002h
MV GPO,TABLE
find:LDI GP4,(GPOI
STEQ GP5,GP4,GP1
BNEZ CPS, found
NOP
NOP
STEQ GP5,GP4,GP2
SPEC GPS, found
NOP
POP
I'll CP3,41
SPEC GPI,find
NOP
NOP
foundSRI GP7,4000th
MV DECODE.GP3
DEC GP3
AND CP5,GPI,USLN
BNEZ GP5,1inkbsy
HOP
NOV
BEQZ GP7,cont
OR AVLILAVLN,GP3
NOP
JMP find
NOP
cont: MV RO,AVLN
JMP setwind
LVSWR PRO
I. at the destination '/
destFT: LDI DADD,(GPOI
LDI GP2,IGp0)
SHP GP3,DLP,1-
ANI GP1,1 -
MV GPO,TABLE
find: LDI 0P4,IGP0I
STEQ GF5,0P4,GP2
BNEZ CPS, found
NOP
Not
SB1 (11'3,00001h
BNEZ GF3,find
immediate adds, for message.
immediate adds. for cack.
get the number of links.
;mask the MSBs.
; we need to compare two addresses.
address where the adds. correspondingto links are stored.
get the first address.
;compare the addresses.
;Search for addresses in thetable for
corresponding links.
:decrement the count.
check if the found link is busy.
net the link.
find another link.
load switch regisrer.IMOVED)
immediate address for CACK.
mask the MSBs.
;address where the adds. correspondingto links are stored.
get the first address.
compare the addresses.
decrement the count.
NOP
HOP
found:MV DECODE,GP3
DEC GP3
AND GP5,GP3,USLN
; check if the found link is busy. BNEZ GP5,1inkbsy
NOP
NOP
OR AVLN,AVLN,GP3
;set the link. MV RO,AVLN
MV USLN,AVLN
;
LDSWR BIRO
; load switch register.
waitEDE:BRSET DEST,11-,waltEDE; wait for EDEL. NOP
NOP
ORI
:send BREQ wait; BSET SR1,11-,wait
MVI
; control code for TR. MVI GP0,0----
ST IGP01110),GP1
ORI
;send interrupt to TR. MV/ CINF0.4----
ORI
:start Tx. -- CACK. JMP setwind
SPSTLN
,reset the links. J. at intermediate nodes due to
path grant message on the ring.This is executed at nodes whichare not in the path. ./ cackTR: MV RO,AVLN
RLSLN
;release all links in case ofother nodes. JMP setwind
RSSQ SRO
;(MOVED)
/' On EDEL inter-root..
message received at destination../
BRSET ICR,11-,zero
;check if priority go to zero. ORI
;net the register window. NOP
JMP ahead
NOP
zero: ORI
BRSET DEST,4-,ahead
SBB GP2,LN1141411,LNTHRO
MOV INTHRD,LNTHWR
OR/ CR,4----
wait: BSET SP1,4-,wait
MVI GPI,.
MVI GV0,4
ST iGPO401,GPI
ANI cR,i----
OPI ICP,I --
MVI CINE0,4
OPI
MVRO,USGM
MVSELDST,USLN
SRSTLN
ahead:ORI ICR,1 - -
ORI CO,*-.-.
wait: BSET 1111,1-,wait
MVI
ST (GP1010),GPO
ST IGP2.401,GPO
OR1 CR,4----
waitTC: BPSET SP1,11-,waitTC
NOP
set the other window.
go to ahead if this is not the lastframe.
find the size remaining to bewritten. IMoVED) movro).
send BRFQ
wait for the bus.
send path release mesnagn
address in the shared nitioly.
release the bus.
pond int. toTR.
PACK !raw,.
startTX.
reset selector to destination.
;reset links.
;send Rx to host.
send BREQ
DMAC add.
add. of the FIFO.
length to be transferred.
;send DPEQ.
wait for TC to be received.NOP
;
RSST PRO ; nodes.MOVED.
JMP setwind
;switch the register bank.
srcdest:MVI SELDST,110000h A111 CR,t----
;release the bus. (MOVED)
ahead:ORI CR,1---- ; send BREQ
wait: BSET SR1,11-,wait /'On CACK interrupt at intermediate nodes 1
MVI GP0,11----
;shared memory address. BESET ICR,4-,zero ;check if priority .0 => go to zero.
MVI GP1,11---- ; control info. ORI SR1,t--
;set the register window.
ST [GP00101,GP1 NOP
,
ST (GP00111,DEST
; JMP ahead
7
ST IGP0,112),SADD NOP
ORI ICR,t --- ;send interrupt to DP.
zero: 081 SR1,4----
:set the other window.
MVI GPO,O 7 shared memory address for TR. L3ET SR2,11-,FRcack ;is it due to flood routing...7
MVI GP1,11----
;control info. BSET SR2,*-,LPIcack ;or learning mode 7
ST (GP0+10),GP1 NOP
;or fault routing 7
ST iGPOrilli,DEST NOP
ST (GP0+112),SADD MV RO,USLN
;
ORI ICR,O----
;send interrupt to TR. RSSO,RRO
;reset states and switch register.
JMP setwind
7 RLSLN
;reset all links used in current Tx.
ANI CR,11---- ; release the bus. (MOVED) JMP setwind
;
ANI CR,O---- ; MOVED.
/ on interrupt from data processor. Thisis for updating the link
FRcack; KOR RO.AVLN,USLN
;
information obtained during learning moderouting. / RSSQ,eR0 ;reset states and switch register.
ORI C12,0----
rsend BREQ RLSLN
;release links not used.
wait: BSET SR1,11-,wait
; MV RO,CKR
MVI GP0,4----
; STRST,B110,11---- ;set it to state = 4 for RACK.
NOP MV INIT,R0
:
LDI GPL(GPO) JMP setwind
BSET GP1,O-,LMupdt ANI 111,11----
;MOVED.
NOP LMcack: MV RO,USLN
NOP
. RSST,PRO ;reset states and counter.
/. other functionalities not defined / RLSLN
;reset all links used in current Tx.
LMupdt: LOT GP1,1GPO)
;the node address from which msg.was received.
ANI CR,11----
;
LDI GP2,(GPOI
;the node address on which CACK was received. XOR ENCODE,USLN,CKR ;store the links required to be updated.
ANI CR,O----
;release the bus. ENC UPDT
MVI GP3,41----
; MV ENCODE,CKR
;link on which msg. was received.
AND GP3,UPDT,GP3
;mask the MCBs ENC GP7
MV DECODE,GP3
;determine the links to be updated. SHL GP7,GP7,11-
;
DEC GP4 JMP
MVI GP3,11---- ORI UPDT,UPDT,GP7 the link on which CACK was received. (MOVED)
AND GP3,UPDT,GP1
Iget the cock link.
MV DECODE,GP3 / on RACK interrupt for Flood Routing. /
DEC GP5 MV RO,USLN
MV GPO,TABLF
;find it,, address in the memory. PSST,PRO
;reset states and counter.
SW( GP6,DLR,11- 7got the number of links RET
SOB GP4,GP6,GP4 RSTLN
;reset all links used in current Tx. (MOVED)
SOB GP5,GP6,GP5
ADD GPO,GPO,GP4 / On timer interrupt. error has occured.. eithermessage was not delivered ORI CR,. ---
;send BREQ or acknowledgement was not received 7
wait: BSET SR1,11-,wait
NOP error:BRSET ICR,8-,zero 7check if priority =0 => go to zero.
NOP
; ORI SR1,11----
;set the register window.
ST IGP(30:01,Gpl ;store the Immediate node address corresponding
110?
MV GPO,TABLE
;to the link. JMP ahead
;
ADD GPO,GPO,GP5
; NOP
JMP setwind zero:ORI SRI,*
;set the other window.
ST IGP04110),GP2 ;(MOVED) MV RO,AVLN
RSTLN
/ end of protocol implementation for datalink interface / MVI GP1,11---- ;check the source bit in SRC.
AND GPI,SRC,GP1 ;determine if it's source or dest. or
intermediate node.
ONE:: GP1,srcdest
MOP
NOP
:
JMP ahead ;reset the links and states at intermediate